

TXS0102 2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications

1 Features

- No Direction-Control Signal Needed
- Max Data Rates
 - 24 Mbps (Push Pull)
 - 2 Mbps (Open Drain)
- Available in the Texas Instruments NanoStar™ Package
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port ($V_{CCA} \leq V_{CCB}$)
- V_{CC} Isolation Feature: If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V_{CCA} or V_{CCB} Can Be Ramped First
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - 8-kV Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)

2 Applications

- I²C/SMBus
- UART
- GPIO

3 Description

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65 V to 3.6 V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 2.3 V to 5.5 V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| TXS0102 | SSOP (8) | 2.95 mm x 2.80 mm |
| | VSSOP (8) | 2.30 mm x 2.00 mm |
| | X2SON (8) | 1.40 mm x 1.00 mm |
| | | 1.80 mm x 1.20 mm |
| | DSBGA (8) | 1.90 mm x 0.90 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Block Diagram for TXS010X




Table of Contents

| | | | |
|--|----------|--|-----------|
| 1 Features | 1 | 7 Parameter Measurement Information | 12 |
| 2 Applications | 1 | 8 Detailed Description | 13 |
| 3 Description | 1 | 8.1 Overview | 13 |
| 4 Revision History | 2 | 8.2 Functional Block Diagram | 13 |
| 5 Pin Configuration and Functions | 3 | 8.3 Feature Description | 13 |
| 6 Specifications | 4 | 8.4 Device Functional Modes | 15 |
| 6.1 Absolute Maximum Ratings | 4 | 9 Application and Implementation | 16 |
| 6.2 Handling Ratings | 4 | 9.1 Application Information | 16 |
| 6.3 Recommended Operating Conditions | 5 | 9.2 Typical Application | 16 |
| 6.4 Thermal Information | 5 | 10 Power Supply Recommendations | 18 |
| 6.5 Electrical Characteristics | 6 | 11 Layout | 18 |
| 6.6 Timing Requirements ($V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$) | 7 | 11.1 Layout Guidelines | 18 |
| 6.7 Timing Requirements ($V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$) | 7 | 11.2 Layout Example | 18 |
| 6.8 Timing Requirements ($V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$) | 7 | 12 Device and Documentation Support | 19 |
| 6.9 Switching Characteristics ($V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$) ... | 8 | 12.1 Trademarks | 19 |
| 6.10 Switching Characteristics ($V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$) ... | 9 | 12.2 Electrostatic Discharge Caution | 19 |
| 6.11 Switching Characteristics ($V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$) . | 10 | 12.3 Glossary | 19 |
| 6.12 Typical Characteristics | 11 | 13 Mechanical, Packaging, and Orderable Information | 19 |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| | |
|--|-------------|
| Changes from Revision E (August 2014) to Revision F | Page |
| • Changed Layout Example diagram | 18 |
| Changes from Revision D (March 2011) to Revision E | Page |
| • Added <i>Pin Configuration and Functions</i> section, <i>Handling Rating</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section | 1 |
| Changes from Revision C (May 2009) to Revision D | Page |
| • Added TOP-SIDE MARKING for SON - DQE and SON - DQM Packages in the ORDERING INFORMATION table. | 1 |

5 Pin Configuration and Functions


**DCT OR DCU PACKAGE
(TOP VIEW)**



**DQE OR DQM PACKAGE
(TOP VIEW)**



**YZP PACKAGE
(BOTTOM VIEW)**



Pin Functions

| NO. | | | NAME | TYPE | FUNCTION |
|-------------|-------------|-----|-----------|-------|--|
| DCT, DCU | DQE, DQM | YZP | | | |
| 1 | 6 | A1 | B2 | I/O | Input/output B. Referenced to V_{CCB} . |
| 2 | 4 | B1 | GND | GND | Ground |
| 3 | 1 | C1 | V_{CCA} | Power | A-port supply voltage. $1.65\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$ |
| 4 | 3 | D1 | A2 | I/O | Input/output A. Referenced to V_{CCA} . |
| 5 | 2 | D2 | A1 | I/O | Input/output A. Referenced to V_{CCA} . |
| 6 | 5 | C2 | OE | Input | Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} . |
| 7 | 8 | B2 | V_{CCB} | Power | B-port supply voltage. $2.3\text{ V} \leq V_{CCB} \leq 5.5\text{ V}$ |
| 8 | 7 | A2 | B1 | I/O | Input/output B. Referenced to V_{CCB} . |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|------------------------|------|
| V _{CCA} | Supply voltage range | | –0.5 | 4.6 | V |
| V _{CCB} | Supply voltage range | | –0.5 | 6.5 | V |
| V _I | Input voltage range ⁽²⁾ | A port | –0.5 | 4.6 | V |
| | | B port | –0.5 | 6.5 | |
| V _O | Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ | A port | –0.5 | 4.6 | V |
| | | B port | –0.5 | 6.5 | |
| V _O | Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾ | A port | –0.5 | V _{CCA} + 0.5 | V |
| | | B port | –0.5 | V _{CCB} + 0.5 | |
| I _{IK} | Input clamp current | V _I < 0 | | –50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | –50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CCA} , V _{CCB} , or GND | | | ±100 | mA |

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

6.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|--------------------|---------------------------|--|-------|------|------|
| T _{stg} | Storage temperature range | | –65 | 150 | °C |
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins, A Port ⁽¹⁾ | –2500 | 2500 | kV |
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins, B Port ⁽¹⁾ | –8 | 8 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | –1500 | 1500 | |
| | | 250-V Machine Model (A115-A), all pins | –250 | 250 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

V_{CCI} is the supply voltage associated with the input port. V_{CCO} is the supply voltage associated with the output port.

| | | V_{CCA} | V_{CCB} | MIN | MAX | UNIT | |
|---------------------|------------------------------------|--------------------------------|------------------|----------------|-----------------------|-----------------------|------|
| V_{CCA} | Supply voltage ⁽¹⁾ | | | 1.65 | 3.6 | V | |
| V_{CCB} | Supply voltage | | | 2.3 | 5.5 | V | |
| V_{IH} | High-level input voltage | A-port I/Os | 1.65 V to 1.95 V | 2.3 V to 5.5 V | $V_{CCI} - 0.2$ | V_{CCI} | V |
| | | | | | $V_{CCI} - 0.4$ | V_{CCI} | |
| | | B-port I/Os | 1.65 V to 3.6 V | 2.3 V to 5.5 V | $V_{CCI} - 0.4$ | V_{CCI} | |
| | | OE input | | | $V_{CCA} \times 0.65$ | 5.5 | |
| $V_{IL}^{(2)}$ | Low-level input voltage | A-port I/Os | 1.65 V to 3.6 V | 2.3 V to 5.5 V | 0 | 0.15 | V |
| | | B-port I/Os | | | 0 | 0.15 | |
| | | OE input | | | 0 | $V_{CCA} \times 0.35$ | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | A-port I/Os, push-pull driving | 1.65 V to 3.6 V | 2.3 V to 5.5 V | | 10 | ns/V |
| | | B-port I/Os, push-pull driving | | | | 10 | |
| | | Control input | | | | 10 | |
| T_A | Operating free-air temperature | | | −40 | 85 | °C | |

(1) V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.

(2) The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the pass-gate transistor.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TXS0102 | | | | | UNIT |
|-------------------------------|--|---------|--------|--------|--------|--------|------|
| | | DCT | DCU | DQE | DQM | YZP | |
| | | 8 PINS | 8 PINS | 8 PINS | 8 PINS | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 182.6 | 199.1 | 199.3 | 239.3 | 105.8 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 113.3 | 72.4 | 26.4 | 106.7 | 1.6 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 94.9 | 77.8 | 78.6 | 130.4 | 10.8 | |
| Ψ_{JT} | Junction-to-top characterization parameter | 39.4 | 6.2 | 5.9 | 8.2 | 3.1 | |
| Ψ_{JB} | Junction-to-board characterization parameter | 93.9 | 77.4 | 78.0 | 130.2 | 10.8 | |
| $R_{\theta JC(bottom)}$ | Junction-to-case (bottom) thermal resistance | - | - | - | - | - | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics⁽¹⁾⁽²⁾⁽³⁾

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CCA} | V _{CCB} | T _A = 25°C | | | –40°C to 85°C | | UNIT |
|-------------------------------------|-------------|---|----------------------------|------------------|-----------------------|-----|-----|-------------------------|-----|------|
| | | | | | MIN | TYP | MAX | MIN | MAX | |
| V _{OHA} | | I _{OH} = –20 μA, V _{IB} ≥ V _{CCB} – 0.4 V | 1.65 V to 3.6 V | 2.3 V to 5.5 V | | | | V _{CCA} × 0.67 | | V |
| V _{OLA} | | I _{OL} = 1 mA, V _{IB} ≤ 0.15 V | 1.65 V to 3.6 V | 2.3 V to 5.5 V | | | | 0.4 | | V |
| V _{OHB} | | I _{OH} = –20 μA, V _{IA} ≥ V _{CCA} – 0.2 V | 1.65 V to 3.6 V | 2.3 V to 5.5 V | | | | V _{CCB} × 0.67 | | V |
| V _{OLB} | | I _{OL} = 1 mA, V _{IA} ≤ 0.15 V | 1.65 V to 3.6 V | 2.3 V to 5.5 V | | | | 0.4 | | V |
| I _I | OE | | 1.65 V to 3.6 V | 2.3 V to 5.5 V | ±1 | | | ±2 | | μA |
| I _{off} | A port | | 0 V | 0 V to 5.5 V | ±1 | | | ±2 | | μA |
| | B port | | 0 to 3.6 V | 0 V | ±1 | | | ±2 | | μA |
| I _{OZ} | A or B port | | 1.65 V to 3.6 V | 2.3 V to 5.5 V | ±1 | | | ±2 | | μA |
| I _{CCA} | | V _I = V _O = open, I _O = 0 | 1.65 V to V _{CCB} | 2.3 V to 5.5 V | | | | 2.4 | | μA |
| | | | 3.6 V | 0 V | | | | 2.2 | | |
| | | | 0 V | 5.5 V | | | | –1 | | |
| I _{CCB} | | V _I = V _O = open, I _O = 0 | 1.65 V to V _{CCB} | 2.3 V to 5.5 V | | | | 12 | | μA |
| | | | 3.6 V | 0 V | | | | –1 | | |
| | | | 0 V | 5.5 V | | | | 1 | | |
| I _{CCA} + I _{CCB} | | V _I = V _{CCI} or GND, I _O = 0 | 1.65 V to V _{CCB} | 2.3 V to 5.5 V | | | | 14.4 | | μA |
| C _I | OE | | 3.3 V | 3.3 V | 2.5 | | | 3.5 | | pF |
| C _{io} | A or B port | | 3.3 V | 3.3 V | 10 | | | | | pF |
| | A port | | | | 5 | | | 6 | | |
| | B port | | | | 6 | | | 7.5 | | |

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) V_{CCA} must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.

6.6 Timing Requirements ($V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| | | | | $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ | | UNIT |
|-------------------------------|--------------------|--|-------------|---|-----|--|-----|--|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| Data rate | Push-pull driving | | | 21 | | 22 | | 24 | | Mbps |
| | Open-drain driving | | | 2 | | 2 | | 2 | | |
| t _w Pulse duration | Push-pull driving | | Data inputs | 47 | | 45 | | 41 | | ns |
| | Open-drain driving | | | 500 | | 500 | | 500 | | |

6.7 Timing Requirements ($V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| | | | | $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ | | UNIT |
|-------------------------------|--------------------|--|-------------|---|-----|--|-----|--|------|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| Data rate | Push-pull driving | | | 20 | | 22 | | 24 | Mbps | |
| | Open-drain driving | | | 2 | | 2 | | 2 | | |
| t _w Pulse duration | Push-pull driving | | Data inputs | 50 | | 45 | | 41 | ns | |
| | Open-drain driving | | | 500 | | 500 | | 500 | | |

6.8 Timing Requirements ($V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| | | | | $V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$ | | $V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$ | | UNIT |
|-----------|--------------------|--------------------|-------------|---|-----|---|-----|------|
| | | | | MIN | MAX | MIN | MAX | |
| Data rate | Push-pull driving | | | 23 | | 24 | | Mbps |
| | Open-drain driving | | | 2 | | 2 | | |
| t_w | Pulse duration | Push-pull driving | Data inputs | 43 | | 41 | | ns |
| | | Open-drain driving | | 500 | | 500 | | |

6.9 Switching Characteristics ($V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | | $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$ | | UNIT |
|---------------|-------------------------|----------------|--------------------|---|------|---|------|---|------|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_{PHL} | A | B | Push-pull driving | | 5.3 | | 5.4 | | 6.8 | ns |
| | | | Open-drain driving | 2.3 | 8.8 | 2.4 | 9.6 | 2.6 | 10 | |
| t_{PLH} | | | Push-pull driving | | 6.8 | | 7.1 | | 7.5 | |
| | | | Open-drain driving | 45 | 260 | 36 | 208 | 27 | 198 | |
| t_{PHL} | B | A | Push-pull driving | | 4.4 | | 4.5 | | 4.7 | ns |
| | | | Open-drain driving | 1.9 | 5.3 | 1.1 | 4.4 | 1.2 | 4 | |
| t_{PLH} | | | Push-pull driving | | 5.3 | | 4.5 | | 0.5 | |
| | | | Open-drain driving | 45 | 175 | 36 | 140 | 27 | 102 | |
| t_{en} | OE | A or B | | | 200 | | 200 | | 200 | ns |
| t_{dis} | OE | A or B | | | 50 | | 40 | | 35 | ns |
| t_{rA} | A-port rise time | | Push-pull driving | 3.2 | 9.5 | 2.3 | 9.3 | 2 | 7.6 | ns |
| | | | Open-drain driving | 38 | 165 | 30 | 132 | 22 | 95 | |
| t_{rB} | B-port rise time | | Push-pull driving | 4 | 10.8 | 2.7 | 9.1 | 2.7 | 7.6 | ns |
| | | | Open-drain driving | 34 | 145 | 23 | 106 | 10 | 58 | |
| t_{fA} | A-port fall time | | Push-pull driving | 2 | 5.9 | 1.9 | 6 | 1.7 | 13.3 | ns |
| | | | Open-drain driving | 4.4 | 6.9 | 4.3 | 6.4 | 4.2 | 6.1 | |
| t_{fB} | B-port fall time | | Push-pull driving | 2.9 | 13.8 | 2.8 | 16.2 | 2.8 | 16.2 | ns |
| | | | Open-drain driving | 6.9 | 13.8 | 7.5 | 16.2 | 7 | 16.2 | |
| $t_{SK(O)}$ | Channel-to-channel skew | | | | 0.7 | | 0.7 | | 0.7 | ns |
| Max data rate | | | Push-pull driving | 21 | | 22 | | 24 | | Mbps |
| | | | Open-drain driving | 2 | | 2 | | 2 | | |

6.10 Switching Characteristics ($V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | | $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$ | | UNIT |
|---------------|-------------------------|----------------|--------------------|---|-----|---|-----|---|------|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_{PHL} | A | B | Push-pull driving | | 3.2 | | 3.7 | | 3.8 | ns |
| | | | Open-drain driving | 1.7 | 6.3 | 2 | 6 | 2.1 | 5.8 | |
| t_{PLH} | | | Push-pull driving | | 3.5 | | 4.1 | | 4.4 | |
| | | | Open-drain driving | 43 | 250 | 36 | 206 | 27 | 190 | |
| t_{PHL} | B | A | Push-pull driving | | 3 | | 3.6 | | 4.3 | ns |
| | | | Open-drain driving | 1.8 | 4.7 | 2.6 | 4.2 | 1.2 | 4 | |
| t_{PLH} | | | Push-pull driving | | 2.5 | | 1.6 | | 1 | |
| | | | Open-drain driving | 44 | 170 | 37 | 140 | 27 | 103 | |
| t_{en} | OE | A or B | | | 200 | | 200 | | 200 | ns |
| t_{dis} | OE | A or B | | | 50 | | 40 | | 35 | ns |
| t_{rA} | A-port rise time | | Push-pull driving | 2.8 | 7.4 | 2.6 | 6.6 | 1.8 | 5.6 | ns |
| | | | Open-drain driving | 34 | 149 | 28 | 121 | 24 | 89 | |
| t_{rB} | B-port rise time | | Push-pull driving | 3.2 | 8.3 | 2.9 | 7.2 | 2.4 | 6.1 | ns |
| | | | Open-drain driving | 35 | 151 | 24 | 112 | 12 | 64 | |
| t_{fA} | A-port fall time | | Push-pull driving | 1.9 | 5.7 | 1.9 | 5.5 | 1.8 | 5.3 | ns |
| | | | Open-drain driving | 4.4 | 6.9 | 4.3 | 6.2 | 4.2 | 5.8 | |
| t_{fB} | B-port fall time | | Push-pull driving | 2.2 | 7.8 | 2.4 | 6.7 | 2.6 | 6.6 | ns |
| | | | Open-drain driving | 5.1 | 8.8 | 5.4 | 9.4 | 5.4 | 10.4 | |
| $t_{SK(O)}$ | Channel-to-channel skew | | | | 0.7 | | 0.7 | | 0.7 | ns |
| Max data rate | | | Push-pull driving | 20 | | 22 | | 24 | | Mbps |
| | | | Open-drain driving | 2 | | 2 | | 2 | | |

6.11 Switching Characteristics ($V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$ | | UNIT |
|---------------|-------------------------|----------------|--------------------|---|-----|---|-----|------|
| | | | | MIN | MAX | MIN | MAX | |
| t_{PHL} | A | B | Push-pull driving | | 2.4 | | 3.1 | ns |
| | | | Open-drain driving | 1.3 | 4.2 | 1.4 | 4.6 | |
| t_{PLH} | | | Push-pull driving | | 4.2 | | 4.4 | |
| | | | Open-drain driving | 36 | 204 | 28 | 165 | |
| t_{PHL} | B | A | Push-pull driving | | 2.5 | | 3.3 | ns |
| | | | Open-drain driving | 1 | 124 | 1 | 97 | |
| t_{PLH} | | | Push-pull driving | | 2.5 | | 2.6 | |
| | | | Open-drain driving | 3 | 139 | 3 | 105 | |
| t_{en} | OE | A or B | | | 200 | | 200 | ns |
| t_{dis} | OE | A or B | | | 40 | | 35 | ns |
| t_{rA} | A-port rise time | | Push-pull driving | 2.3 | 5.6 | 1.9 | 4.8 | ns |
| | | | Open-drain driving | 25 | 116 | 19 | 85 | |
| t_{rB} | B-port rise time | | Push-pull driving | 2.5 | 6.4 | 2.1 | 7.4 | ns |
| | | | Open-drain driving | 26 | 116 | 14 | 72 | |
| t_{fA} | A-port fall time | | Push-pull driving | 2 | 5.4 | 1.9 | 5 | ns |
| | | | Open-drain driving | 4.3 | 6.1 | 4.2 | 5.7 | |
| t_{fB} | B-port fall time | | Push-pull driving | 2.3 | 7.4 | 2.4 | 7.6 | ns |
| | | | Open-drain driving | 5 | 7.6 | 4.8 | 8.3 | |
| $t_{SK(O)}$ | Channel-to-channel skew | | | | 0.7 | | 0.7 | ns |
| Max data rate | | | Push-pull driving | 23 | | 24 | | Mbps |
| | | | Open-drain driving | 2 | | 2 | | |

6.12 Typical Characteristics




Figure 1. Low-Level Output Voltage ($V_{OL(Bx)}$) vs Low-Level Current ($I_{OL(Bx)}$)




Figure 2. Low-Level Output Voltage ($V_{OL(Bx)}$) vs Low-Level Current ($I_{OL(Bx)}$)






Figure 3. Low-Level Output Voltage ($V_{OL(Bx)}$) vs Low-Level Current ($I_{OL(Bx)}$)


7 Parameter Measurement Information



DATA RATE, PULSE DURATION, PROPAGATION DELAY,
OUTPUT RISE AND FALL TIME MEASUREMENT USING
A PUSH-PULL DRIVER






DATA RATE, PULSE DURATION, PROPAGATION DELAY,
OUTPUT RISE AND FALL TIME MEASUREMENT USING
AN OPEN-DRAIN DRIVER



LOAD CIRCUIT FOR ENABLE/DISABLE
TIME MEASUREMENT

| TEST | S1 |
|-------------------|--------------------|
| t_{PZL}/t_{PLZ} | $2 \times V_{CCO}$ |
| t_{PHZ}/t_{PZH} | Open |



- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
- The outputs are measured one at a time, with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .
- t_{PLH} and t_{PHL} are the same as t_{pd} .
- V_{CCI} is the V_{CC} associated with the input port.
- V_{CCO} is the V_{CC} associated with the output port.
- All parameters and waveforms are not applicable to all devices.


Figure 4. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TXS0102 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-k Ω pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TXS0102 architecture (see [Figure 5](#)) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.

Feature Description (continued)




Figure 5. Architecture of a TXS01xx Cell

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TXS0102 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1) An N-channel pass-gate transistor topology that ties the A-port to the B-port and
- 2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pull-up resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set at approximately one threshold voltage (V_T) above the V_{CC} level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k Ω pull-up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50 Ω to 70 Ω during this acceleration phase. To minimize dynamic I_{CC} and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the [Timing Requirements](#) section of this data sheet.

8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TXS0102 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-k Ω pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TXS0102 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

Feature Description (continued)

8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXS0102 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.4 Enable and Disable

The TXS0102 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

8.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k Ω pullup resistor to V_{CCA} , and each B-port I/O has an internal 10-k Ω pullup resistor to V_{CCB} . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10-k Ω resistors). Adding lower value pull-up resistors will effect V_{OL} levels, however. The internal pull-ups of the TXS0102 are disabled when the OE pin is low.

8.4 Device Functional Modes

The TXS0102 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXS0102 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I²C or 1-wire, where the data is bidirectional and no control signal is available. The TXS0102 can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0102 might be a better option for such push-pull applications.

9.2 Typical Application




Figure 6. Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 1](#). And make sure the $V_{CCA} \leq V_{CCB}$.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|----------------------|---------------|
| Input voltage range | 1.65 to 3.6 V |
| Output voltage range | 2.3 to 5.5 V |

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXS0102 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXS0102 device is driving to determine the output voltage range.

- The TXS0102 device has 10-kΩ internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.
- An external pull down resistor decreases the output VOH and VOL. Use Equation 1 to calculate the VOH as a result of an external pull down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$$

Where:

- V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor

9.2.3 Application Curves




Figure 7. Level-Translation of a 2.5-MHz Signal

10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{CCA} , V_{CCB} pin, and G_{ND} pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

11.2 Layout Example



12 Device and Documentation Support

12.1 Trademarks

NanoStar is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|--------------------------|-------------------------|
| TXS0102DCTR | ACTIVE | SM8 | DCT | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFE Z | Samples |
| TXS0102DCTRE4 | ACTIVE | SM8 | DCT | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFE Z | Samples |
| TXS0102DCTT | ACTIVE | SM8 | DCT | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFE Z | Samples |
| TXS0102DCTTE4 | ACTIVE | SM8 | DCT | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFE Z | Samples |
| TXS0102DCTTG4 | ACTIVE | SM8 | DCT | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFE Z | Samples |
| TXS0102DCUR | ACTIVE | VSSOP | DCU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | (FE ~ NFEQ ~ NFER) NZ | Samples |
| TXS0102DCURG4 | ACTIVE | VSSOP | DCU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFER | Samples |
| TXS0102DCUT | ACTIVE | VSSOP | DCU | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | (FE ~ NFEQ ~ NFER) NZ | Samples |
| TXS0102DCUTG4 | ACTIVE | VSSOP | DCU | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | NFER | Samples |
| TXS0102DQER | ACTIVE | X2SON | DQE | 8 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | 2H | Samples |
| TXS0102DQMR | ACTIVE | X2SON | DQM | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (2H ~ 2H7) | Samples |
| TXS0102YZPR | ACTIVE | DSBGA | YZP | 8 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (2H ~ 2H7 ~ 2HN) | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXS0102 :

- Automotive: [TXS0102-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TXS0102DCTR | SM8 | DCT | 8 | 3000 | 180.0 | 13.0 | 3.35 | 4.5 | 1.55 | 4.0 | 12.0 | Q3 |
| TXS0102DCTT | SM8 | DCT | 8 | 250 | 180.0 | 13.0 | 3.35 | 4.5 | 1.55 | 4.0 | 12.0 | Q3 |
| TXS0102DCUR | VSSOP | DCU | 8 | 3000 | 180.0 | 9.0 | 2.05 | 3.3 | 1.0 | 4.0 | 8.0 | Q3 |
| TXS0102DCUR | VSSOP | DCU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| TXS0102DCURG4 | VSSOP | DCU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| TXS0102DCUTG4 | VSSOP | DCU | 8 | 250 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| TXS0102DQER | X2SON | DQE | 8 | 5000 | 180.0 | 8.4 | 1.2 | 1.6 | 0.55 | 4.0 | 8.0 | Q1 |
| TXS0102DQMR | X2SON | DQM | 8 | 3000 | 180.0 | 8.4 | 1.57 | 2.21 | 0.59 | 4.0 | 8.0 | Q1 |
| TXS0102DQMR | X2SON | DQM | 8 | 3000 | 180.0 | 9.5 | 1.4 | 2.0 | 0.5 | 4.0 | 8.0 | Q1 |
| TXS0102YZPR | DSBGA | YZP | 8 | 3000 | 180.0 | 8.4 | 1.02 | 2.02 | 0.63 | 4.0 | 8.0 | Q1 |
| TXS0102YZPR | DSBGA | YZP | 8 | 3000 | 178.0 | 9.2 | 1.02 | 2.02 | 0.63 | 4.0 | 8.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TXS0102DCTR | SM8 | DCT | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| TXS0102DCTT | SM8 | DCT | 8 | 250 | 182.0 | 182.0 | 20.0 |
| TXS0102DCUR | VSSOP | DCU | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| TXS0102DCUR | VSSOP | DCU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| TXS0102DCURG4 | VSSOP | DCU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| TXS0102DCUTG4 | VSSOP | DCU | 8 | 250 | 202.0 | 201.0 | 28.0 |
| TXS0102DQER | X2SON | DQE | 8 | 5000 | 202.0 | 201.0 | 28.0 |
| TXS0102DQMR | X2SON | DQM | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| TXS0102DQMR | X2SON | DQM | 8 | 3000 | 184.0 | 184.0 | 19.0 |
| TXS0102YZPR | DSBGA | YZP | 8 | 3000 | 182.0 | 182.0 | 20.0 |
| TXS0102YZPR | DSBGA | YZP | 8 | 3000 | 220.0 | 220.0 | 35.0 |

DQE (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




Bottom View

4209779/B 10/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - D. This package complies to JEDEC MO-287 variation X2EAF.

DQE (R-PX2SON-N8)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.

DQM (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




4210302/A 06/2009

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.




DQM (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD

Example Board Layout



Example Stencil Design
0.1mm Thick Stencil
(Note C)



Solder Mask Details

4218746/A 07/13

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - D. Customers should contact their board fabrication site for recommended solder mask tolerances.

DCT (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion
 - D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-187 variation CA.

DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.