

# DDU5CTRL

(file 0dductrl)

3-16-2015\_17:22

CMS CSC DDU5, Central Control FPGA

CF056A03 Version 56


- v48: GbE skips Empty Events for Global runs
- v49: add SYSTEM\_RDY diagnostics on LA0 mode 11; r2: add ChBond code for DCC r7: ChBond fix
- v50: hold back Resync until Empty for TFDDU; v51: new ChBond method; r2: ChBnd runs free sync RST
- r3: add special Idle sequence for DCC; r4: change special Idle
- v52: prevent backpressure response during DoFW phase, may allow 7 words to DC
- r2: replace all EvtCntRst functions with RST; r3: edit RstStop logic, remove ~DoDat; fix DDU\_IS\_EMPTY startup logic
- r4: tune DDU IS\_EMPTY wait for EOE logic v53: change LinkRdy->DCCwait logic, store both for EOE status register
- v54: add DCC Preamble (default) plus ForceIdle logic states r2: fix WantRen logic, tune DoIdle & OSTAT fields
- v55: DMB format and SrcID + S-Link changes for 2014 r2: force GbE FOK input signal High. r3: fix bug & try again
- r4: fix kill\_alct/tmb handling in TrgTrail logic, modify FOK\_GBE bypass to use ModeBit4, set ModeBit7 to ignore S-Link Wait
- r5: fix logic for DMB HalfFull (low true) in Stage2
- v56: modify Trail bits 15:8 (status-copy) for CMS DAQ compatibility
- r2: fix bug in trailer bus definition. r3: set S-iink reset until SystemRdy

Set All I/O to 3.3V

PART=XC2VP7-6-FF672

PROM=2\*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl  
C051DD99  
C151DD99



PromID: 05026093h  
FPGAid: 2124A093h

PROGRAM takes < 55 ms (31ms this FPGA)

- 1: Mode Bit 0
- 2: Mode Bit 1
- 3: Mode Bit 2 LED0 on top, pins on away-side from LEDs
- 4: Mode Bit 3 RST\_1=Asynchronous Reset for FPGA1 and ALL FIFOs
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: GbE test, send counter on GBE link
- 7: Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off
- 8: FPGA version on LEDs

ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210

DDU Format Since DDUctrl v15:

H1: 0x/51/NN.NNNN/XXX/1.II/VK  
 H2: 0x/8000/0001/8000/HHHH  
 H3: 0x/LLL/oooo/ZZZ/GMY

T-2: 0x/8000/FFFF/8000/8000  
 T-1: 0x/SSSS.SSSS/QQQQ/PPPP  
 TR: 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.  
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 0D2h = 210 dec, 1680 Bytes  
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Ah = 410 dec, 3280 Bytes  
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes  
 DDU\_WordCount = (6 + 25\*Nts\*nCFEB + 4\*nDMB) < 30070: 240560 Bytes  
 ^^Ignores TMB Data^^ GBE ByteCount = 8\*DDU\_WordCount 8 TS assumed

# DDU5CTRL -- Project History

v1-2: from ddu4ctrl\_v28, FIFO Full JTAG Reg is 16-bits  
 Last w/DDU\_FOV=4 ----> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC\_WAIT modes & add Kill opti  
 v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VM  
 v15-16: fix DMBwarn, add VME\_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG\_Trail\_Err resets, FO  
 v17-18: tune DMB\_Full, RST\_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 by  
 v19: Require SLinkWaitEn for CFEB\_L1err check; v20: set RCLK0 to FAST16, CKFB to SLOW6---->rev2: SLOW  
 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In\_Time\_Out go to BOE\_S  
 v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD\_1; rev2: CLK40's use F16-OFDD  
 Good! rev3: tune PDMBLIVE\_EN & RST\_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisa  
 Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0  
 v25: tune L1err & InFErr "DMBliveOK", fix TTMB\_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critic  
 v26: BXorbit=3563 now, add IDMB\_FULL flag on ERB. v27: tune CFEB\_L1er, 8/16 sample flag, WarnMon & BX off  
 v28: add Big debug reg. on F21, Timeout reg. on F28 use LnextFIFO, replace LLLREN w/LFOE for TimeoutR  
 make ERA-St/End-To perm. v29: fix Mult.L1Err logic, add InSingWarn/InMML1Err, tune DDUsyncErr, L1A-fake kills TTC-L  
 v30: tune Critical Error, InRdWarn, SpyOvfl & LextStop logi  
 v31: tune CFEB-DAV check (OR DAVs from DMB Hdr1 & Hdr2), add SP/TF compatibility & diagnostic log  
 v32: change CfebCalDisable default to True, remove DDU\_DLL\_Err from FMMerr (InRdErr4), modified ERB13 for perm DDU\_DLL\_  
 add DDU CSC-Board occupancy monitor-F34? r2: add zeroing logic at RST for Occ.Mon. -r3: fix LRST log  
 v33: change SourceID=760=2F8h for TF-DDU v34: Inverted CCB\_CMD bus & L1A \*\*for TF-DDU ONLY!  
 v35: Autodetects TF-DDU, now compatible w/wo TF; add SyncHold & CloseL1A logic; r2, removed redun  
 RdyIn2 requirement for SEN bits. r3-4, OSyncRst on -Clk40, tune OFIFO Mon, req. VMEctrv17+ & InCtrlv22r  
 v36: non-TF DDU's have SrcID=BrdID, NoLiveFibers now readout on L1A. r2: change TF\_SIG to FDRE, Reset CheckCRC with NewTFD  
 v37: diagnostic changes...Tune DMBL1err(notALCTerr), BadCtrl(notMissTrg), LIE(addMissTrg  
 DMB/TMB/ALCTerr account for MissTrgTrail, DMB-to on Era15, XtraTrgTrails on Erc5+13,DDUfmm 3-bits held Reset until Systemf  
 v37r2-3: tune CfebL1aErr/SyncErr & DMBeritErr logic, MultL1err logic, InSingWarn=Era10,ValidDMBfull=ErB0,DMBtimeout=Er  
 v38: DMBeritErr=ErC7, improve Htmb/alct timing,C-codeErr goes to InMxmitReg, InTimeout goes to EndTimeBusyR  
 r2: make DAQovfl for FF case only, include C-CodeErr w/MultXmitErr, CFEBerc flags Reset on BOE, C-code-L1er=FIFOb  
 LDMB\_CRCok held at least 4 cycles  
 r3: add DMB-TO/FIFOfull to TMB/ALCTerr Regs, adjust their time to L2DMBrd; TrgWC only Comp 8 bits, A-T-Switch Req. NoSpvd  
 r4: fix LWCb8 Reset logic for long ALCT case (still not inc. in WC check thoug  
 v39: 64bit\_err reset on BOE, TrgWC now uses all 9 bits, CloseL1A range now 1usec, BIG L1Aifo w/better Warn/Busy Lo  
 r2: add hysteresis for L1A\_AF/Busy state, tune DAQovfl logic, tune SysRdy/BUSY logic. r3: tune L1pipe/StuckData lo  
 -r4: tune CRC\_Cnt\_Err monitor logic; r5: tune SCAovfl Reset & CountSample timer  
 v40: DMB & Trig.CRCs use MUX to load Zeroes (not TbuFs), change DDUfb res  
 -r2: add time constraint to DDUFb reg to eliminate DDUcRC logic lag, r3: tune BuffOvfl & EthLim lo  
 v41: SCA\_Ovfl separated from DMB\_Err & SomethingBad. r2: tune KillFiber glit  
 v42: change to proposed format for ALCT; r2: FOV=6, on TFSig kill ALCT/TMBerr, correct SBXN f  
 3564-4096 difference in BX<40 case (from CloseL1A logic) r3: change to new ALCT/TMB data forma  
 r4: fix TRG bugs in stage2 r5: reduce RST logic delays, may have caused TrgTrail detect problem  
 \*\*added bit usage notes in FIFOCtrl, 27nov2007\*\* v43: tune CMD Strobe timing; r2, adjust TMB/ALCT Fful h  
 r3: fixed bug in TrgL1err reporting. v44: change TF-DDU definition (0xc0 in Flash-Page  
 v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr logic to LsumErr reg & take it to JTAG F  
 r2: remove DMBwarn from FMMwarn logic. r3: add vote3 for DDUUCRC r4: remove CRC voting, delay S-Link clock by 3.

- To Do:**
- COMPARE BXN (DMB/TMB too)
  - Watch for TRG buff overflows
  - Determine correct values to store in Flash Mem  
 ---> BX offset, KillCh's, FIFO thresh, Board ID
  - Test DCC/SlinkWait feedback function & thresh's  
 ----> Make DMB stop too
  - Verify that CFEB-CRC is fixed for B-code case
  - No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRL
  - Make Verilog module to get Fiber/DMB\_RD in one CLK?
  - Multiple TRG\_L1err ought to request a Sync Reset?
  - \* Same for consecutive events with a TRG\_L1err?
- Check Phase of CMD to CLK40**
- \* pg. 2G & 3I
  - CFEB-DMB sync check pg. 12C
  - CFEB-L1A check disabled, pg. 12D: not! Found a fix...
  - options for Monitoring on pg. 3H, 12E?
  - Does CFEB-Check-Disable cause TF/SP mimic?

TST	Clock	BUFGMUX
0P	drck1	5P *4P -TR
2P	2clk	5S *1S
3S	clk	7S *7S
0S	clk625	2S- *2S
7P	ck125	1P *0S -BL
5P	clk40	0S *3P
4S-	clk156	4S- *4S
1S	drck2	3P *5S
6S-	sclk	6S- *6S

\* denotes LOCed position

v46: tests ck156, SLink clk from DCM --> SLink. r2: shift OWCLK by +3.2ns v47: move ROD pipe reg. in stage2 before DDUUCRC

**New Ideas:** Store & check DMB source ID's from each fiber?

**Default Startup Order:**

- 1) Release DLL (no wait)
- 2) DONE
- 3) En. Outputs
- 4) Release WE

Feed SLINK status into FMM logic (for UF).  
 Set DMB CRC OK flag for DDU Empty Events? no...  
 In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence.  
 In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible to self-correct as above...? Can only work if DMB really lost event data.

**CSC\_L1Err<--Bring to VME-JTAG Reg?**

**DDU Format Since DDUctrl v15:**




H1: 0x/5T/NN.NNNN/XXX/LI/VK  
 H2: 0x/8000/0001/8000/HHHH  
 H3: 0x/LLLL/oooo/ZZZZ/GGMY


T-2: 0x/8000/FFFF/8000/8000  
 T-1: 0x/SSSS.SSSS/QQQQ/PPPP  
 TR: 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.  
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes  
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes  
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes  
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes  
 DDU\_WordCount = (6 + 25\*Nts\*nCFEB + 4\*nDMB) < 30070: 240560 Bytes  
 ^^Ignores TMB Data^^ GBE\_ByteCount = 8\*DDU\_WordCount \_8 TS assumed\_

DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes  
 DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes  
 DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes  
 DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes


DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes  
 DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes  
 DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes





**FMM status bit definitions**

- 0: BUSY = NotREADY
- 1: Warning/NearFULL
- 2: Lost Sync, need SyncReset
- 3: Error, need HardReset





**Return to Normal?**


put 4 highest bits inside FERR

4 fill by FIFO

Only LAs free: none have LA\_1 free







BufGs, Top: 7P.6S.5P.4S/3P.2S.1P.0S  
 Bottom: 7S.6P.5S.4P/3S.2P.1S.0P

F16 ok; Slow16 may be better...

78 MHz

was Slow 12mA: 8mA adds 0.5ns delay  
 6mA adds ~1ns more

CLK78 had 3 loads to: FPGA ckFB,  
 SLink & OutFIFO WCLK.


But now just FPGA\_ckFB

78 MHz

156 MHz

DDU Ready for FMM; BUSY==RST with pull-up (external)  
 Add LoadConst & BUSY logic for DMB/TMB/etc. later

JTAG Reset is like SyncRst  
 ARST is like SoftRst, add load const later



DCC FULL is no use; better for DCC to send "FPGA ProgramDone/Ready" signal, then DDU Stops on DCC ~PAF signal.

Was like SLINK now is DCC ~FF or ~PAF?

S-Link Ready S-Link ~Full

ILRL0 LRL0  
ILRL1 LRL1  
ILRL2 LRL2  
ILRL3 LRL3  
ILSF0 LSF0  
ILSF1 LSF1  
ILSF2 LSF2  
ILSF3 LSF3

DCC LNK RDY SLINK READY

RST FDP

WE

FF LFOK GBE

FF

LFOK GBE

FF

LFOK GBE

FF ERR

IN RD SYNC[4:0]


DAQ WAIT


DAQ OVFL


Push Button Reset

VME System Reset









Page 28

### Default States (during rst, prog & config)

- DDU\_BUSY = HI  
 LD\_RDY (vme3) = HI  
 SENIN (sen5) = HI  
 SEN6 (vme2) = HI  
 TXEN[14:0] = HI (Low True)  
 RDYIN[2:0] = HI (Low True)  
 DCC\_LinkRDY = HI (Low True)?  
 DCC\_StopDAT = HI (Low True)?  
 FDPE

- DDU-FMM Error Condition definitions (in\_rd\_err4)
- control word bit error OR filler added multiple times
  - DMB fiber status change OR DMB Live register changed; InCtrl direct path to VME/FMM also used? -possible internal bit-error weakness: read via FIFO from InCtrl
  - DDU timeout for Control or InCtrl FPGA was set, NOT a detected DMB timeout
  - extra/bad/missing Hdr/Tr word, Trg Trail or Lone word; DDU is lost due to corrupted data stream
  - a specified CSC has TrgTrailErr/DAV-LCTerr/DMBtimeout detected
  - extra data is stuck in a FIFO (InCtrl or on-board); maybe a Sync Error?
  - was DDU\_DLL\_Err, but it's not really a "Reset Req'd" error...although it may cause problems -for now just set flag in data EOE for 1 event

1st: Load KillCh  
 2nd: Load BoardID

AUTOSLD EN "VME5"

IPAD

LOADKILLF19

LOADKILLF[19:0]

LOADKILLF[14:0]

LOADKILLF[15:0]

LOADKILLF[15:0]

LOADKILLF[15:0]


LOADKILLF[15:0]

LOADKILLF[15:0]

LOADKILLF[15:0]


LOADKILLF[15:0]

Logic for TFDDU, hold back the Resync until DDU completes all L1As (CTRL17) for Global runs. CTRL17 = DDU\_Is\_Empty  
 FDCE\_1






*END*

**DCC Preamble & ForceIdle Logic**




**DCC Preamble & ForceIdle Logic**



From here on DAT16,53 are only used with C-Codes. But DAT17,52 are always DMBend, Filler. DAT70,71 are never used.

CLK^ -- DIN[35:0] -- CLKV -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]

Use these busses for CFEb CRC and Special Word checks-->



Lowest 36 RDAT bits synched to falling edge of CLK (next-to-last word bits) followed by C-codes

IN[35:0] IFDDR36C RDAT[71:0] OEFOK RDAT35 RDAT34

FEND appears at end: sometimes was never


PREV PATH LIER LIERR LD PREV CSC LIER CSC LIERR LEVT LIERR EVT LIERR

MULTLIAERR MLIA ERR

CSC MULTLIAERR

Note that DONE means Last FIFO\_REN is done!

GoldDat means good data on DAT bus  
synched w/DoFW+2





$$\sim LREN_i = L \{ \sim GE2_i + (\sim EDGE \cdot \sim GE3_i) + \sim RE_i \}$$

DOFW+1 <<-- Goes Low on Last LREN True.  
 DOFW+2 <<-- 1st word from DMB FIFO  
 DOFW+3 <<-- inside FPGA = GoldDat.  
 BeginData: START D













The Last FW just got latched in!  
 Followed by 4 NotGoodData cycles

DoData goes true at least 3 cycles after Do\_HDR  
 ...so DoData and Do\_HDR do NOT overlap!!  
 The first GoodData comes 3 clocks AFTER the last DoHdr

Check for DMB Error Word and consistency:





Check consistency of the four "Special Word" bits:





# Control Bit List:

- 0: Gold Data (Active DMB has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB Data)
- 8: End of Event (DONE--->OETrail)

## Virtual duplicate from InCtrl




FIFO Done Timeout: 132 usec=5281 is the worst case per CSC, add about 100 usec w/TMB scope, then 25ns clock period here another \*4 for 4 CSCs: 38914 (972 usec)









# JTAG Instruction Decode




OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset [toggle]
2	Read Current DDU L1A Number (24-bit scaler)
3	Check status (capture and shift) [32 bits]
4	Check status, low-word [16 bits]
5	Check status, high-word [16 bits]
6	Output Path Status [16-bits]
7a	Check FOK (active input FIFOs) [lowest 4 bits]
7b	L1A Mismatch (FIFO headers) [4-bits]
7c	Check FIFO Err (active FIFO change) [4 bits]
7d	Stuck Data Errors (input FIFOs) [highest 4-bits]
8a	Almost Full FIFOs [lowest 10-bits]
8b	FIFO Empty/GE2 Status [highest 6-bits]
9a	Full FIFOs [lowest 10-bits]
* 9b	Raw FIFO Empty [highest 6-bits]
10	CRC Errors [15-bits]
11a	Lost In Data [lowest 4-bits]
11b	Timeout: start [4-bits]
11c	Timeout: end-wait [4-bits]
11d	Timeout: end-active [highest 4-bits]
12	Data Xmit Errors [15-bits]
13	Check KILL_Register [20 bits]
14	Load KILL_Register [20 bits]
15	DMB Errors [15-bits]
16	TMB Errors [15-bits]
17	ALCT Errors [15-bits]
18	Lost In Event [15-bits]
* 19	InRD Status [16-bits]
* 20	InRD C-code & MxmitErr History [16-bits]
* 21	Critical Error Trap Reg. [192 bits]
22	Error Register A [16-bits]
23	Error Register B [16-bits]
24	Error Register C [16-bits]
25	Read DMB_LIVE [15-bits]
26	Read P_DMB_LIVE [15-bits]
27	Read WARN_MON [16-bits]
* 28	Max Timeout Count [16-bits]
29	Set BX per Orbit [12-bits]
30	Read BX per Orbit [12-bits]
31	Toggle CFEB_Cal Auto_L1 [default enable]
32	Read DDU Source ID [16-bits]
33	DDU-only VME_L1A
* 34	Read CSC Board Occupancy scalers (loops for 60 words, 32-bit)
35	Sum of Errors for each CSC [15-bits]













**LostInData**  
4 fill by FIFO






**StuckData**  
4 fill by FIFO




**LostInData**  
4 fill by FIFO





**LostInData**  
4 fill by FIFO





**Toggle CFEB\_Cal\_Trg Disable**









# CSC Board Occupancy Tracker: 15 fibers x 4-boards each



Each Brd requires one CLK to Read prev. value, then one more for Add+1 and WEN;  
so Read on EVEN cycles, Write on Odd cycles (CB4CE below):





# Use DMB\_RD to determine which FIBER we're currently reading



Go to Monitor?

## Stop READ cycle on DCC Near Full






^^1100-1200ns delay, prevents false StuckData caused by 1000ns LIA pipe delay in CloseLIA Monitor  
 ^^Maybe don't need, just use OneNotEmpty?^^




# L1A Proximity Tracker: 1000ns Close L1A Monitor

## (40 BX) closer than 950ns is Tricky for DMBs


*END*




Pipe all L1As for 1000ns, if more than 1 then set CloseL1A bit^^^  
 Finally, perform BX-40 to correct BXN and store CloseL1A as BXN bit-12 (& correct for BX<40 case).  
 Then use SBXN12 output (Close\_L1A ) for Stage2 DMB checks: 1000+ ns L1As means that first 2 CFEB samples should always have good L1A#



Event START timeout 3.2usec:  $128=1000/0000=0x80$ ... ^^correction for 3564-4096 difference in bxn<40 case




LHC BXN cycles from 0 to 3563 Calibration START timeout 7.2usec:  $288=0x120$ .












Set to BX=0 one cycle after BX LIM:  $3563=1101/1110/1011=0xDEB$   
 SPS BXN cycle from 0 to 923: CLR after  $923=0x39B$ .

Store the BXN for every L1A:




\*\*\* L1A\_MT probably should OR with DO\_RST, not AND^^^ S\_BXN12 CLOSE\_L1A





Access FIBEROK from JTAG as a fiber check.  
 ---> RESET required after fiber status change for now...  
 Change in FIBEROK is BAD! Set error code.  
 ...notify FMM and maybe set STATUS bit, but  
 ...data is OK until FIFO read time-out occurs.  
 ...but how to know WHEN the bad-data comes out?  
 ---> timeout will probably occur for that event



MASK fiber on Start/End TIMEOUT? Kill it in LFOK...








CLK^ -- DIN[35:0] -- CLKV -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]




Title: VIRTEX Family IFDDR36C Macro, LVCMOS33		JRG
Comments: 36-Bit DDR Input Flip-Flop with asynchronous clear		
Date: 10th December 2003	Ver: 1	
Sheet Size: B	Rev: A	




Title:	VIRTEX Family IFDDR4CE Macro, LVCMOS33
Comments:	4-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr
Date:	10th December 2003
Ver:	1
Sheet Size:	B
Rev:	A


drawn by KS  
Copyright (c) 1993, Xilinx Inc.



Title:	VIRTEX Family IFDDR8CE Macro, LVCMOS33	JRG
Comments:	8-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A




		JRG
Title:	FAST10B1	
Comments:	Custom Fast, Complex Logic for DDU, use 4 MUXCY as OR, 1 as AND similar to: OR of 4 AND2_AND_AND2B1	
Date:	15th October 2003	Ver: 1
Sheet Size:	B	Rev: A





EN low drives Q high  
 I0/I1 get Inverted at Q







drawn by KS  
 Copyright (c) 1993, Xilinx Inc.

		Page 9
Title:	VIRTEX Family SOP3B2XOR Macro	
Comments:	SOP3B2XOR Gate	<b>JRG</b>
Date:	11th December 2003	Ver: 1
Sheet Size: A		Rev: A








drawn by KS  
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 15-BufTOR Macro		
Comments: 15-BufT Bus Gate with Bus-OR-Common control		<b>JRG</b>
Date: 27th December 2001	Ver: 1	
Sheet Size: A	Rev: A	

The lowest 13-bits of every 16 go into the CFEB CRC (but reverse them!): 52-bits of data --->15-bit CRC  
 Only the lowest 12-bits of every 16 go into the Special Word Decode (un-reverse these!)




Note: GOODDAT == GOLDDAT here!

Control Bit List:

- 0: Gold Data (this FIFO has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB FIFO Data)
- 8: End of Event (DONE--->OETrail)

Disable LWC-bit-8 check for ALCT2001, add later!  
8BIT01







**Critical DMB Monitoring Information (Production DMB) UPDATE!**  
See <http://www.physics.ohio-state.edu/~cms/dmb/dmbdatafmt.html>

Within each time sample: word100[15:0] = dummy = 0x7FFF <<----What about SCA Over-Written Event error?  
word97[14:0] = CRC15 result ----->> \*DDU Compare\*

word98[9] = CFEB L1A\_FIFO\_Full error ----->> \*\*\*\*\*DDU Error\*\*\*\*\*  
----->> \*\*\*DDU Warning\*\*\*



Header7[11:7] = CFEB\_Multi-Overlap[5:1] = Garbage Event ----->> \*\*\*\*\*DDU Error\*\*\*\*\*  
Trailer6,7,8[11:0] = DMB End/Start Timeout error, 3 repeats ----->> \*\*\*\*\*DDU Error\*\*\*\*\*  
Header5 = TMB/ALCT DAV bits, 3 repeats ----->> \*\*DDU Control\*\*  
Header1,5[4:0] = CFEB\_DAV[CFEB5:1], 2 repeats \  
Header1[9:5] = CFEB\_CLCT[CFEB5:1], 1 repeat / =====>> \*DDU Compare Together\*  
L1AN[23:0] = HDR3[11:0],HDR2[11:0] ----->> \*DDU Compare\*  
----->> \*DDU Compare\*







# CFEB/DMB Comparisons and Error Checks


counts for SCA\_OVFL too:



Load Zero on CRC when LWC loads ONE^^^ Compare CFEB word 25 to this CRC^^^



Need to deserialize b13 in 1st sample for \*EACH CFEB\* and compare to Hdr2d!




Recheck Later-->  
May need a programmable offset...

DISABLED! -->

only check L1A for 1st 2 samples^^^





Outside: Single & Crit errs have one extra clock delay!

32 LCTxL1A: should never happen?

FMMwarn later?  
Page 41

Duplicate in InFPGA!

Disabled most DMB checks in FILLED/Offset case

Require good DMB CRC for these checks:  
Timeout, WARN set, WARN clear

only check L1A if no OVFL

Clear DMBwarn, req. CRC  
To FMM, known for DDUtr-1

set SINGerr voting this fails for Close L1As

set CRITerr (sync)


1st 2 CFEB samples should always have good L1A#

put in DDU Hdr

take no action


# Check for Problems in DMB header/trailer & set DMBerr register

# CSC "Reset Needed" register



# Trigger CRC Check Control: assume that TMB comes after ALCT!

^^^affects L1A check: DoTMB, 1st\_TMB/1st\_ALCT



^^^ Determine if Trig Trail is ALCT or TMB ^^

Compare ALCT/TMB trail to this CRC^^^




Load TCRC with ZERO on ALCT/TMB trail^^^

set CRITerr / HARD-err



Page 14  
CRC22\_64 E-code+2==DDUtr-1==Stage6? CHECK^^^

- TZ11
- TZ12
- TZ1
- TZ13
- TZ2
- TZ14
- TZ3
- TZ15
- TZ4
- TZ16
- TZ5
- TZ17
- TZ6
- TZ18
- TZ7
- TZ19
- TZ8
- TZ20
- TZ9
- TZ21
- TZ10

# Trigger Comparisons and Error Checks




TRG WC counts 16-bit words: div 4! This result is a STAGE3 Function!!





# Trigger Error Registers

ERC[15:0]



**TMB/ALCT need Err Reg's for CSC/EVT**  
 CRC: Evt WC: Evt Lterr: Evt  
 TMBerr: CSC&Evt ALCTerr: CSC&Evt






was Xilinx ISE Version d62h  
TF-DDU id=760=2f8h: not Fxx or 1xx

Stage3, == E-code+2  
Stage4, == E-code+3  
Stage5

False @OEhdr1/1st Wen-1  
True on OETrail+2  
== lastWen+1



Add Xtra pipeline reg. after OD tbufs, fixes CRCs?

### DDU Timing Info

DDUctrl to InFIFO signals: 2" - 4", .3ns - .6ns  
 IRCLK has 4 loads, may slow signal by 0.1-0.5ns?  
 CKFBout has normal drive, IRCLK has ~1.1ns Faster drive

### FPGA I/O Delays (lvcmos33, ns)


IBUF: 0.92  
 IFD set/hold: 0.92/-0.12 Clk to Q: 0.65  
 OBUF: 2.33  
 OFD set/hold: 0.26/0.14 Clk to Q: 2.41  
 \*modifiers for drive/slew settings:  
 6mA: add 2.60 for Slow, 1.28 for Fast  
 8mA: add 1.69 for Slow, 0.46 for Fast  
 12mA: add 1.18 for Slow, 0.26 for Fast  
 16mA: add 0.52 for Slow, 0.02 for Fast  
 24mA: +0.44 for Slow, -0.08 for Fast

### FPGA CLB Delays (ns)

4-FG: 0.32 5-FG: 0.65  
 FD set/hold: 0/0.14 Clk to Q: 0.38  
 Sync. set-rst setup: 0.60  
 Async. pre-clr to Q: 1.25  
 SR16 Clk to Q: 3.12  
 SR32 Clk to Q: 3.49  
 SI set/hold: 0.34/0.01 Q11 (low state) 3.22-3.34 3.23







### TI FIFO I/O Delays (ns)

Measured on FIFO test board  
 RCLK to Empty (low state) Vcc: 3.38V 3.04V  
 Max: 3.6, Min: 2.5 3.02-3.18 3.20-3.29  
 to Not Empty (high state) 3.22-3.34 3.23-3.31  
 RCLK to Q11 False (low state)  
 Max: 4.3, Min: 2.5 3.32-3.62 3.40-3.64  
 to Q11 True (high state) 3.31-3.87 3.51-4.06




# Check for Track Finder signal, record TF errors

*END*












D[63:0]


C[21:0]





CRC[21:0]







# CRC-16 Primitive Polynomial: $X^{16}+X^{15}+X^2+1$ , same as USB standard







Outgoing packets must have 1010... preamble logic and End Packet logic.  
 Incoming packets must also exclude Preamble and CRC in RxDV logic.  
 ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.


### GT\_ETHERNET\_2





JRG

Title:	FAST12B9	
Comments:	Custom Logic for DDU similar to: AND12B9	
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A





# GT AURORA 4

## Page 19 FAST18B16

## Page 20







JRG

Title:	FAST13B10	
Comments:	Custom Logic for DDU similar to: AND12B10 with an OR2 (allows ON to override)	
Date:	19th December 2003	Ver: 1
Sheet Size: B		Rev: A

Send 2 Idle bytes:

$K28.5(10111100)+D16.2(01010000)$   
= 0x1BC + 0x050 (time-ordered)  
= 0xBC50 (in parallel)






20480ns = 320\*64ns = 1280\*16ns = 0101/0000/0000 = 0x0500  
 Wait 20.48usec before starting new packet UNLESS FIFO -PAE is high; FIFO holds 64k words.  
 ~PAE=low for WC<1025 (64-bit words) == FIFO less than ~2% full: not much data!  
 ~LD/FSEL1/FSEL0=1/0/0, so n,m=1023 and ~PAE changes state at WC=1025.  
 End of Event is always aligned with End of Packet! Status1=EOE from DDU\_Ctrl, Status0=BOE.

Page 24

Page 22


Page 23

^^^Byte-swap Inside^^^





Non-inverted LEDs!!

Find a better way to set ElimThresh bits!



HalfFull is Default






JRG

Title: VIRTEX Family FD16-64CE Macro

Comment: 64-Bit Bus Matching Register with Asynchronous Clear and Chip Enable

Date: 2nd February 2004 Ver: 1

Sheet Size: B Rev: A




JRG

Title:	VIRTEX Family FD8-16CE Macro		
Comments:	8-16-Bit Bus Matching Register with Asynchronous Clear and Chip Enable		
Date:	4th February 2004	Ver:	1
Sheet Size: B		Rev:	A

WC13+9+8 ---> 8960 + 16 data bytes:

WC12+11+10+9 ---> 7680 + 16 data bytes:



was ADR=10, S6

ADR=6, S6

was ADR=11, S7

FDC ADR=7, S7

Counts OEDATA + OE\_TR cycles = Byte Count  
End GO at 8960 data bytes, followed by 16 more  
OE[7:0] and S[7:0] ARE in sync!

WC13 (or any bit 4+) and OE7 are simultaneous

Control for MUX over 8 input data bytes

Now Skips 'ffff' bytes for destination MAC

Send SYNC during RESET, IDLE after RESET ends.

IDLE state: FIFO MT? If YES, loop to IDLE.

If NO, begin packet: (sync to RCLK)

send HEADER (8 bytes) + first 4 data bytes (= FF)

enable REN at proper state, in sync with RCLK

MUX through 8-byte-word from FIFO


FIFO MT? If NO, MUX over next FIFO word.

If YES, end packet; \*send 2-byte Packet Number\*

WC < 56 bytes requires ZERO FILL up to 56 bytes

send CRC32 (4 bytes) + TRAILER (2 bytes)

+ 2 IDLEs, then loop over IDLE cycle



$$= 0x1BC + 0x0B5 + 0x1BC + 0x042$$

$$= 0x1BC + 0x050$$


HDR=8 header + 4 destination bytes.  
TR=2 trail + 2 idle bytes.

12 RCLK Sync minimum here.

End of RST and OESYNC are sync'ed!

StateMachine Reset=RRST2  
Sync's STATE0 start with RCLK rising edge  
**Output Options:**  
sync, header, data, CRC, trailer, idle  
release of RESET on rising RCLK edge







Can be TRUE until WC=49 Goes False on:

We WILL have to fill  
TRUE means: Begin filling now

Ethernet Packet Filler for WC<48: "Real Data" byte count, followed by FF filler.  
 FIFO data is 8 bytes wide, so WC must be multiple of 8 when FIFO goes EMPTY  
 This forces a minimum of 64 data bytes + 4 byte CRC + 2 Byte PktCount= 70 bytes; ethernet requires only 64 bytes here.  
 Overfill ensures at least 15 FF bytes (after the "Real Data" byte count) in a "filled" packet.



drawn by KS  
Copyright (c) 1993, Xilinx Inc.




Send 2 Idle bytes:  
 $K28.5(10111100)+D16.2(01010000)$   
 $= 0x1BC + 0x050$



Title:	VIRTEX Family Ethernet Idle Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Idle cycle.	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS  
Copyright (c) 1993, Xilinx Inc.



Send 4 Sync bytes:  
 $K28.5(10111100)+D21.5(01011010)$   
 $+K28.5(10111100)+D2.2(001000010)$   
 $= 0x1BC + 0x0B5 + 0x1BC + 0x042$



Title:	VIRTEX Family Ethernet Sync Macro		JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Sync cycle		
Date:	7th August 2001	Ver:	1
Sheet Size:	B	Rev:	A



Title: VIRTEX Family 4-AND3COM1 Macro

Comments: 4-AND3 Bus Gate plus 1 common bit


JRG

Date: 1st October 2003 Ver: 1


Sheet Size: A Rev: A

drawn by KS  
Copyright (c) 1993, Xilinx Inc.

B[4:0]







Title: VIRTEX Family OR5+1 Macro	
Comments: OR5 Bus Gate w/Common	JRG
Date: 27th December 2001	Ver: 1
Sheet Size: A	Rev: A



# Load/Read BXN Orbit LOGIC



Default=924 BX per Orbit



# 15-bit JTAG Register Read out (on DVCENB)

STATUS[14:0]

- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0








# 16-bit JTAG Register Read out (on DVCENB)

STATUS[15:0]

- STATUS15
- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




# 24-bit JTAG Register Read out (on DVCENB)



def=923=39Bh=11.1001.1011

Q[11:0]




Title:	VIRTEX Family FD12b923 Macro		JRG
Comments:	12-Bit D Flip-Flop with Preset to 923d and Enable		
Date:	8th May 2003	Ver:	1
Sheet Size:	B	Rev:	A

## FOK LED

- LIT == Link is alive and well
- BLINK == Link not ready
- OFF == Link not present


## DAV LED

- LIT == Active Data Xmit
- OFF == No data to Xmit



JRG

Title:	FIBERLED	
Comments:	Custom LED Slow-Blink Control for Fiber Inputs	
Date:	27th January 2004	Ver: 1
Sheet Size: B		Rev: A




8 Bit Instruction Register

decode first 36 OpCodes (6 bits)


Glitch Protection for Toggled functions: must do NOOP after RESET!

# Load/Check Kill\_Register LOGIC




Load ZERO to kill readout path  
 ONEs are alive

- [14:0] == Enable DMB input fibers
- [15] == Enable 'Check Disable' below:
- [16] == ALCT
- [17] == TMB
- [18] == CFEB
- [19] == DMB (for TF)




Title:	VIRTEX Family SR4CE Macro	<b>JRG</b>
Comments:	4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A




drawn by KS  
Copyright (c) 1993, Xilinx Inc.


		<b>JRG</b>
Title: VIRTEX Family SR8CE Macro		
Comments: 8-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single one on Async Clr		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	






Check Status LOGIC (F3), shift test (F2)







A[15:0]

B[15:0]

C[15:0]

VOTE[15:0]

