

this DDU:  
add \_BX Offset\_ to Flash SRAM

D785B: VME\_CTRL (file 0ddu\_vme)  
CMS CSC DDU, VME FPGA

2-7-2005\_9:36  
BF005A01 Version 5

- v1: extend 34-bit shifting to 48 bits
- v2: revert 48-bit shift to 34 bits for all Read cases, add logic for RdFIFO case
- v2r2-3: tune XferWcnt timing for RdFIFO case
- v2r4: increase SCLK to 24mA, add 200Z terminator
- v3: tune for AutoSLD & LEDser0, add VME\_Rdy+4 to DDU\_SRDY
- v4: tune Reset for AutoSLD
- v5: Tune DTACK timing for VME-JTAG

Set 3 Banks to 3.3V I/O (banks 2,3,4)

RST\_1=Soft\_Reset for FPGAs and ALL FIFOs

**LABELLED BACKWARDS ON SWITCH BLOCK!**

PART=XC2V500-5-FG456

PROM=XC18V04-VQ44 (PARALLEL)

D785B\ddu4\_vme\vme4ctrl



Mode 1 Switch Block, reversed labels on board

- 1: Mode Bit 0
- 2: Mode Bit 1
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4 } 00 for Standard Debug, 01 for VME-Serial
- 6: Mode Bit 5 } 10 for Flash RAM, 11 for VME-Parallel
- 7: Disable Auto Serial Load
- 8: Set all IO bits HIGH, ~FPGA version on LEDs









VME Broadcast Addresses:

- 24=OSU-TCB "Test Control Board"
- 25=DMB
- 26=TMB
- 27=Both DMB and TMB
- 28=DDU
- 29=DCC




Use LFF and SLINK\_READY to pause mid-event?  
Replace EmptyIN/FIFO\_EMPTY PUs?

ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210

- To Do:
- COMPARE L1NUM & B1XN (DMB T00)
  - Watch for TRG buff overflows
  - Tune CRC logic for DMB error case
  - Connect and drive FMM signals
  - > Set correct default state on board!
  - Monitor: Active-DAV mismatch warn, MOVLP bad evt, B1XN match err




CLK: 40MHZ  
 SCLK: 10MHZ = MIDCLK (max serial speed for FIFOs)  
 SLOWCLK: 2.5MHZ (not used on DDU)  
 SLOWCLK2: 1.25MHZ  
 CLK is in phase with MidClk, but they are not in phase with SlowClk  
 PROMs (max 2 MHz) use SlowClk2, Virtex2 (max 33MHz) use MidClk  
 Serial Flash PROM (max 20 MHz) use MidClk or SlowClk2  
 VMECLK: Not Used



### JTAG Device List

- 1: Output FIFO dvc7
- 2: VME\_Ctrl Prom dvc1
- 3: DDU\_Ctrl Prom 1 & 0 dvc6/x
- 4: InCtrl Prom 1 & 0 dvc4
- 5: DDU\_Ctrl FPGA dvc8/6
- 6: InCtrl FPGA 0 dvc2
- 7: InCtrl FPGA 1 dvc3
- 8: In FIFOs 0-3 dvc5

F: Reserved Emergency VME for VME\_Ctrl








DAQMB ISPROMs' JTAG clock: 1.25MHz, half of SLOWCLK

The normal JTAG command can work at 10MHz, but for In\_System\_Programming, it must be slow, such as 1.25MHz  
 The ISP does not work at 2.5MHz or faster


# Free LED\_Modes

LA free: 7,12,13,14  
 LEDs Free: 7,12,13,14  
 TP 2-4 Used: 0,1




InCtrl PROMs 2 & 1


Only VME FPGA will drive these JTAG lines




In FIFOs 0-3




DDU\_Ctrl PROM 2 & 1





Output FIFO





DDU\_Ctrl FPGA




On-board kludge requires OTDI6 HIGH when DVC8 is active (for BYPASS)







use "DMB15" for DDU\_Ctrl status



- FMM 4-bit-decode definitions**
- 4 0001: Warning/NearFULL
  - 2 0010: Lost Sync, need SyncReset
  - 3 0100: BUSY
  - 5 1000: Ready (for DDU, Ready == !Busy)
  - 1 1100: Error, need HardReset

- DMB+DDU "STATx" definitions**
- 0: BUSY (i.e. NotREADY)
  - 1: Warning/NearFULL
  - 2: Lost Sync, need SyncReset
  - 3: Error, need HardReset

Logic for parallel FMM Register readout

# Serial Device List (12 device functions, SEN = Serial Load)

- 0x 00: Read InFIFO 0
- 01: Read InFIFO 1
- 02: Read InFIFO 2
- 03: Read InFIFO 3
- 04: R/W Flash SRAM
- 0x 08: W Load DDR InFIFO 0
- 09: W Load DDR InFIFO 1
- 0A: W Load DDR InFIFO 2
- 0B: W Load DDR InFIFO 3
- VME\_SDEV>=8 or ==4 are Writeable; others are Read Only.
- 0C: W Load GBE Output FIFO (SEN=LD, set HI during MRST) --test?
- 0D: W Load DDU\_Ctrl FPGA (Kill DMB Fiber Ch.) --test?
- 0E: W Load DDU\_Ctrl FPGA (Board ID) --test?
- 0F: W Load all 4 DDR InFIFOs

# 9 VME Reads, 4 VME Writes, 7 Auto commands


- Flash <--> Serial
- Auto Load After MRST
- VME <--> Serial SRAM (dev,FMpage=VMEcmd) VME <--> Flash SRAM, No Serial Dev
- vmedev 00 --ToVME=1 08,04 vmedev04/cmd 00 --ToVME=1
- 01 --ToVME=1 SLDcmd 02: 09,04 09 --ToVME=0
- 02 --ToVME=1 (all 4 in parallel) 0A,04 DDR 0C --ToVME=0
- 03 --ToVME=1 0B,04 0D --ToVME=0
- 0F --ToVME=0
- SLDcmd 03: 0C,05 GbE
- SLDcmd 00:0D,01 (on DDU\_Ctrl request) Kill-Ch
- SLDcmd 01: 0E,07 (after 0D,01) Board-ID

# Flash Memory Access (9 VME-Serial commands on Dev4)

- CMD<9 is Read Only. CMD>=9 is Write Only.
- 0x 00: Read Status Register
- 01: Read page 1 (Kill Ch.) to DDU\_Ctrl
- 04: Read page 4 (DDR offsets) to In DDR FIFO
- 05: Read page 5 (GBE offsets) to GBE Out FIFO
- 07: Read page 7 (Board ID) to DDU\_Ctrl
- 0x 09: W Program page 1 (Kill Ch.) [16 bit data]
- 0C: W Program page 4 (DDR offsets) [32 bit data]
- 0D: W Program page 5 (GBE offsets) [34 bit data]
- 0F: W Program page 7 (Board ID) [16 bit data]
- cmd[5:2] req'd for dev 4 only, CMD>8 is Write

Non-VME!!  
Auto Load  
Only


Serial VME\_ADR: slot[23-19]typ[18-16]dev[15-12]free[11-6]cmd[5-2]res[1-0]




Serial Data Bit Counter for AutoLoad, RdFIFO, Read & Program SRAM

$$en\_cmd\_done == (!rd\_fifo-1 + dtack1done)$$










### 8-bit Opcode: Read Flash SRAM Status






### 32-bit Opcodes: Program Flash SRAM Pages 1,4,5,7



### 64-bit Opcodes: Readout Flash SRAM Pages 1,4,5,7






# Parallel Register Readout



## Parallel VME\_ADR: slot[23-19]typ[18-16]dev[15-12]free[11-10]cmd[9-2]res[1-0]


Dev<8: Read Only, no CMD req'd. Dev>=8 needs CMD, CMD>=128 is Write







\*\*Check CLR\_RD and LLRD\_FIFO-1 timing\*\*





END




DDU Broadcast Address = 28 = 0x1C = 11100b




Board selection






VME-JTAG Device code: Path IR bit length

00			
01		Output FIFO **FIX**	4
02		VME_Ctrl PROM (all PROMs=XC18V04)	8
03		DDU_Ctrl PROMs 1 & 0	8+8
04		InCtrl PROMs 1 & 0	8+8
05		DDU_Ctrl FPGA (V2P7)	10
06		InCtrl FPGA 0 (V2P20)	14
07		InCtrl FPGA 1 (V2P20)	14
08		Input FIFOs 0-3	4+4+4+4
0F		Emergency PROM Programming via VME	8



Slot Selection: ADR[23:19]      ADR[1:0]=Not Used  
 Device: ADR[15:12] sets device ID  
 Type: ADR[18:16]=000b for VME-JTAG  
 COMMAND[9:0]    ADR[11:8]=bit count  
                   ADR[7:2]=JTAG command  
 slot[23-19]typ[18-16]dev[15-12]bitcnt[11-8]cmd[7-2]res[1-0]  
 ADR[18:16]=100b for VME-Serial  
 COMMAND[9:0]    {ADR[11:6]=Not Used  
                   {ADR[5:2]=serial command (req'd for dev 4 only)  
 slot[23-19]typ[18-16]dev[15-12]free[11-6]cmd[5-2]res[1-0]  
 Dev>=8: Write Only. Dev=4 needs CMD, CMD>=9 is Write. Otherwise Read  
 ADR[18:16]=011b for VME-Parallel  
 Dev<8: Read Only, no CMD req'd. Dev>=8 needs CMD, CMD>=128 is Write  
 slot[23-19]typ[18-16]dev[15-12]free[11-10]cmd[9-2]res[1-0]



VME-Serial Device code:  
 00 || Read Input FIFO 0 (32-bit data, no Command req'd)  
 01 || Read Input FIFO 1 (32-bit data, no Command req'd)  
 02 || Read Input FIFO 2 (32-bit data, no Command req'd)  
 03 || Read Input FIFO 3 (32-bit data, no Command req'd)  
 04 || Flash SRAM (RdStat or Program Page), NEEDS COMMAND  
 ---> command required with device 4:  
 0x 00: Read Status Register [8-bit data]  
 09: Program page 1 (Kill Ch.) [16 bit data]  
 0C: Program page 4 (DDR offsets) [32 bit data]  
 0D: Program page 5 (GBE offsets) [34 bit data]  
 0F: Program page 7 (Board ID) [16 bit data]  
 0C || Load GBE Output FIFO (SEN=LD, set HI during MRST)--N/A  
 0D || Load DDU\_Ctrl FPGA (Kill DMB Fiber Ch.)--N/A  
 0E || Load DDU\_Ctrl FPGA (Board ID)--N/A  
 0F || Load all 4 DDR InFIFOs




VME-Parallel Device code (all 16-bit data):  
 0: R; BUSY (i.e. NotREADY) 15=DDU, 14-0=DMB[14:0]  
 1: R; Warning/NearFULL  
 2: R; Lost Sync, need SyncReset  
 3: R; Error, need HardReset  
 8: R/W; VMeser Input Shift Registers (shifting is a separate VMeser command)  
 ---> command required with device 8:  
 0x 00-02: Read Input Register 0-2 [16-bit data]  
 80: Write Input Register 0 [16-bit data]  
 14: R; bits 15-8 unused, 7-0=ModeSwitch[7:0]  
 15: R; DDU\_Info/Status bits (VMErdy, FMM, Geog. Slot Adr)


Boundary Scan IR Codes	PROM XC18V04 8-bit IR	FPGA Virtex2Pro 10-bit IR
Device Bypass	11111111	1111111111
User Code	11111101	1111001000
ID Code	11111110	1111001001




For bigger V2P's add 1's to the left













### CFEB JTAG command decode




### CFEB JTAG commands:

- 00 || Shift data, no header, no tailer
- 01 || Shift data with header only
- 02 || Shift data with tailer only
- 03 || Shift data with header and tailer
- 04 ||
- 05 || Read TDO register
- 06 || Reset JTAG State machine
- 07 || Shift Instruction register with header and tailer
  
- 0C || Shift IR, no header, no tailer
- 0D || Shift IR with header only
- 0E || Shift IR with tailer only
- 0F || Shift Instruction register with header and tailer



CLR  
 C  
 D[15:0]


<b>XILINX</b>		J. Gu
Title: virtex Family SR16CLRE Macro, Right Shift		
Comments: 16-Bit Loadable SerPara-In, right shift Para-Out Shift Reg w/ Enable & Async Clr		
Date: 13th January 1993	Ver: 1, Modified from XILINX, SR16CLRE	
Sheet Size: C	Rev: A	



J. Gu

Title:	virtex Family SR16LCE Macro		
Comments:	Modified from XILINX Library SR16CE, shift right 16-bit Serial-In Parallel-Out Shift Register w/ Enable and Async Clr		
Date:	11th May 2001	Ver:	1
Sheet Size:	B	Rev:	


drawn by KS  
Copyright (c) 1993, Xilinx Inc.



C  
CLR



Title: VIRTEX Family SR4CE3 Macro (Set 1, Clear 3)		JRG
Comments: 4-bit Serial-In Parallel-Out Shift Register w/Enable, 1 Preset & 3 Async Clr		
Date: 13th October 2003	Ver: 1	
Sheet Size: B	Rev: A	



drawn by KS  
Copyright (c) 1993, Xilinx Inc.



Title: VIRTEX Family SR4RE Macro (SR4E_ONE)		<b>JRG</b>
Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	