

New Ideas:

- Add new WEN I/O pin for SLINK
- Store & check DMB source ID's from each fiber?
- Decode serialized DMB status info
 - > 6 full, 6 half, 8-bit count
 - > deserialize sync check

D785C: DDU4CTRL (file 0dductrl)

2-2-2005_14:01

CF028A02 Version 28

CMS CSC DDU, Central Control FPGA

SWITCHES REVERSED ON BOARD

LED0 "on top"

v25: locked 3 BUFs, add KillCh serial load logic, add JTAG SoftRST on F33
 ---> It would be better to add FOK info to HDR3 rather than KillCh Mask...

...must come from InFPGA Hdr/Tr, maybe later?

v26: add debug for SD_LOAD on LEDmodes 11,7

v27: add DDU/C.D.F. CRC logic


v28: add VME_L1A, tune DDUCRC timing

Set 1 Bank to 3.3V I/O (bank 1)

PART=XC2VP7-6-FF672

PROM=2*XC18V04-VQ44 (PARALLEL)

D785C\ddu4_ctrl\ddu4ctrl



RST_1=Asynchronous Reset for FPGA1 and ALL FIFOs
 old-BXR Pulse: Dump Data Mode (no L1A needed)
 Mode 1 Switch Block (reversed switch labels on board)

- 1: Mode Bit 0
- 2: Mode Bit 1
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: Send FakeData (counter) on GBE link
- 7: Set L1A Fake mode
- 8: FPGA version on LEDs

VME Broadcast Addresses:

- 24=OSU-TCB "Test Control Board"
- 25=DMB
- 26=TMB
- 27=Both DMB and TMB
- 28=DDU
- 29=DCC

ELECTRONICS LAB
PHYSICS DEPARTMENT
THE OHIO STATE UNIVERSITY
174 WEST 18TH AVE
COLUMBUS OHIO 43210

TST	Clock	BUFGMUX
0P	drck1	5P *4P -TR
2P	2clk	5S *1S
3S	clk	7S *7S
0S	clk625	2S- *2S
7P	ck125	1P *0S -BL
5P	clk40	0S *3P
4S-	clk156	4S- *4S
1S	drck2	3P *5S
6S-	sclk	6S- *6S

* denotes LOCed position

H1: 0x/5T/NN.NNNN/XXX/1.II/VK
 H2: 0x/8000/0001/8000/8000
 H3/T-1: 0x/SSSS.SSSS/ZZZZ/000Y
 T-2: 0x/8000/FFF/8000/8000
 TR: 0x/A/?/WWW.WWWW/RRRR/UUTK

DDU WordCount (64-bit words) for "No Data" event: 0x006.
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
 DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070: 240560 Bytes
 ^Ignores TMB Data^ GBE ByteCount = 8*DDU_WordCount

To Do:

- COMPARE L1NUM & BXN (DMB/TMB too)
- Watch for TRG buff overflows
- Connect and drive FMM signals
 - > Verify correct default state on board.
- DMB Monitor: Active-DAV mismatch warn, MOVLP bad evt, BXN match err
- Determine correct values to store in Flash Mem
 - > BX offset, KillCh's, FIFO thresh, Board ID
- Test DCC/SlinkWait feedback function & thresh's
 - > Make DMB stop too
- Verify that CFEB-CRC is fixed for B-code case

DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes
 DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes
 DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes
 DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes



DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes
 DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes
 DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes


Add Trig/Evt Type to L1A FIFO?
 Add BXR/BX0 control to BXN counter
 Use LFF to pause readout cycle

Single error, insignificant unless repeated.

Mask DMBs with critical error until they're Reset?

---> report to DAQ and Trigger? This event is garbage! Set error bit in SLINK





FMM status bit definitions
 0: BUSY = NotREADY
 1: Warning/NearFULL
 2: Lost Sync, need SyncReset
 3: Error, need HardReset


IPAD4PD RDCTRL0STAT[3:0] IBUF4 RD_CTRL0STAT[3:0]
 assume IN_RD_FULL = Lost Sync
 IPAD4PD RDCTRL1STAT[3:0] IBUF4 RD_CTRL1STAT[3:0]
 IPAD4PD RDCTRL2STAT[3:0] IBUF4 RD_CTRL2STAT[3:0]
 IPAD4PD RDCTRL3STAT[3:0] IBUF4 RD_CTRL3STAT[3:0]
 IPAD4PD REALFMM[3:0] IBUF4_33 REAL_FMM[3:0]
 Monitor Real_FMM?


Rx & Spwd Err types was CriticalDataErr


V V put 4 highest bits inside FERR V V

4 fill by FIFO
 12B FFF

Only LAs free: none none have LA_1 free









DDU Ready for FMM; BUSY==RST with pull-up (external?)
Add LoadConst & BUSY logic for DMB/TMB/etc. later.
JTAG Reset is like SyncRst
ARST is like SoftRst, add load const later


DCC FULL is no use; better for DCC to send "FPGA ProgramDone/Ready" signal, then DDU Stops on DCC ~PAF signal.


Was like SLINK, now is DCC ~FF or ~PAF.

S-Link ~Full S-Link Ready
































Default States (during rst, prog & config)


- DDU_BUSY = HI
- LD_RDY (vme3) = HI
- SENIN (sen5) = HI
- SEN6 (vme2) = HI
- TXEN[14:0] = HI (Low True)
- RDYIN[2:0] = HI (Low True)
- DCC_LinkRDY = HI (Low True)
- DCC_StopDAT = HI (Low True)
- FDPE







END








CLKA -- IN[39:0] -- CLKV -- RDAT[39:0] IN[79:40] -- CLKA -- RDAT[79:40] DAT[39:0] DAT[79:0] **Use these busses for CFEB CRC and Special Word checks-->>**



Lowest 5 RDAT bytes synched to falling edge of CLK (next-to-last word bits) come with E-codes of last DMB only, followed by C-codes




THE OHIO STATE UNIVERSITY
PHYSICS DEPARTMENT ELECTRONICS LAB
174 WEST 18TH AVE, COLUMBUS OH 43210



DDU Input FIFO Control
DDU Controller
CMS CSC Electronics

keeps _all_ end C-codes for no...but we don't want that anyway. Use ~Fdone.~Renoe-0.Dodata to flag C-Codes at DAT



Note that DONE means Last FIFO_REN is done!
Use LFF and SLINK_READY to delay START of next event?

2.1-logic-step delay

2.0-logic-step delay


3.0-logic-step delay

1.1-logic-step delay



The Last FW just got latched in!
Followed by 4 NotGoodData cycles

DoData goes true at least 3 cycles after Do_HDR
...so DoData and Do_HDR do NOT overlap


Check for DMB Error Word and consistency:




Check consistency of the four "Special Word" bits:



FDONE & RENOE-0 in-time with LGoodLW, next-to-last word (E-codes) on DAT
 timed w/LgoodLW; LastWord is out of FIFO if it wasn't Empty



A FIFO ends at 1st false "LFIFO_EMPTY" after "LGoodLW"
 "FDONE" indicates "LGoodLW" was received: waiting for the final NotEmpty word from FIFO
 -----> Switch FIFOs after next good word!
 -----> "RENOE-0" holds REN enabled until "FDONE" goes false




Control Bit List:

- 0: Gold Data (Active DMB has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 or more out of 4}
- 3: Latched Voted Special Bit 13 or more out of 4}
- 4: Latched Voted Special Bit 14 or more out of 4}
- 5: Latched Voted Special Bit 15 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB Data)
- 8: End of Event (DONE--->OETrail)
- 9: Almost Full FIFO Detected
- 10: DDU Error Detected
- 11: Critical DDU Error Detected
- 12: Optical Link Status Changed
- 13: FIFO Full Detected
- 14: L1Accept Mismatch Error
- 15: WC/CRC Mismatch Error

FIFO Done Timeout: count to 10752, 132 usec=10625 is the worst case possible per FIFO?

Set to 18945 (236 usec) for now


2.5ns clock period here







JTAG Instruction Decode

OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset [toggle]
2	Read Current DDU L1A Number (24-bit scaler)
3	Check status (capture and shift) [32 bits]
4	Check status, low-word [16 bits]
5	Check status, high-word [16 bits]
27	6 Output Path Status [16-bits]
7	7a Check FOK (active input FIFOs) [lowest4 bits]
11	7b L1A Mismatch (FIFO headers) [4-bits] check FIFO-A
6	7c Check FIFO Err (active FIFO change) [4 bits]
26	7d Stuck Data Errors (input FIFOs) [highest4-bits]
20	8a Almost Full FIFOs [lowest 10-bits] check FIFO-B
25	8b FIFO Empty Status [highest 6-bits]
21	9 Full FIFOs [10-bits]
10	CRC Errors [15-bits]
19	11a Lost In Data [lowest 4-bits] check FIFO-C
8	11b Timeout: start [4-bits]
9	11c Timeout: end-wait [4-bits]
15	11d Timeout: end-active [highest 4-bits]
12	Data Xmit Errors [15-bits]
13	13 Check KILL_Register [20 bits]
14	14 Load KILL_Register [20 bits]
16	15 DMB Errors [15-bits]
17	16 TMB Errors [15-bits]
28	17 ALCT Errors [15-bits]
18	18 Lost In Event [15-bits]
22	Error Register A [16-bits]
23	Error Register B [16-bits]
24	Error Register C [16-bits]
29	Set BX per Orbit [12-bits]
30	Read BX per Orbit [12-bits]
31	Toggle CFEB_Cal Auto_L1 [default enable]
32	Read DDU Board ID [16-bits]
33	DDU-only VME_L1A



free: 19-21, 25-28









Use DMB_RD to determine which FIBER we're currently reading



Stop READ cycle on DCC Near Full

How to "not stop" in case we only have one word left to read? Not possible to do well...





END

Event START timeout 3.2usec: $128=1000/0000=0x80$.

Calibration START timeout 6.4usec: $256=0x0100$.


25ns clock period here

LHC BXN cycles from 0 to 3563


Set to BX=0 one cycle after BX LIM: $3563=1101/1110/1011=0xDEB$

SPS BXN cycle from 0 to 923: CLR after 923=0x39B.


Access FIBEROK from JTAG as a fiber check.
 ---> RESET required after fiber status change for now...
 Change in FIBEROK is BAD! Set error code.
 ...notify FMM and maybe set STATUS bit, but
 ...data is OK until FIFO read time-out occurs.
 ...but how to know WHEN the bad-data comes out
 ---> timeout will probably occur for that event



MASK fiber on Start/End TIMEOUT? Kill it in LFOK...




Lowest 5 "Q" bytes synched to falling edge of CLK




CLK\ -- DIN[39:0] -- CLKV -- Q[39:0] DIN[79:40] -- CLK\ -- Q[79:40] QS[39:0]





Title:	VIRTEX Family IFDDR40C Macro	
Comments:	40-Bit DDR Input Flip-Flop with asynchronous clear	JRG
Date:	10th December 2003	Ver: 1
Sheet Size: B		Rev: A




		JRG
Title:	FAST10B1	
Comments:	Custom Fast, Complex Logic for DDU, use 4 MUXCY as OR, 1 as AND similar to: OR of 4 AND2 ,AND, AND2B1	
Date:	15th October 2003	Ver: 1
Sheet Size:	B	Rev: A











drawn by KS
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 15-BufTOR Macro		
Comments: 15-BufT Bus Gate with Bus-OR-Common control		
Date:	27th December 2001	Ver: 1
Sheet Size: A		Rev: A



JRG


The lowest 13-bits of every 16 go into the CFEBCRC (but reverse them!): 52-bits of data --->15-bit CFEBCRC
 Only the lowest 12-bits of every 16 go into the Special Word Decode (un-reverse these!)



Note: GOODDAT == GOLDDAT here!
 Control Bit List:

- 0: Gold Data (this FIFO has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 1₂ or more out of 4
- 3: Latched Voted Special Bit 1₃ or more out of 4
- 4: Latched Voted Special Bit 1₄ or more out of 4
- 5: Latched Voted Special Bit 1₅ or more out of 4
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB FIFO Data)
- 8: End of Event (DONE--->OETrail)
- 9: Almost Full FIFO Detected
- 10: DDU Error Detected
- 11: Critical DDU Error Detected
- 12: Optical Link Status Changed
- 13: FIFO Full Detected
- 14: L1Accept Mismatch Error
- 15: WC/CRC Mismatch Error





LWC "26" needs to be ONE, so set LWC_LD on 1
 This counts # words latched into STAGE2.
 How error words are handled here: Stop CRC Accum if VB15/LVB15 are set.
 Use GOODDAT-A = GOODDAT.and.NOT.VB15, etc.




This counts # words latched into STAGE2

Check CRC when 25th word is in stage2



Critical DMB Monitoring Information (DMB rev. 5, Jan. 2003)

*** MOSTLY IMPLEMENTED IN DDU DESIGN! ***
 See http://www.physics.ohio-state.edu/~cms/dmb/datafmt_ddu.html
 Within each time sample: word100[15:0] = dummy = 0x7FFF
 word97[14:0] = CRC15 result
 word98[7:4] = CFEB LCT FIFO # used out of 16
 word98[8] = CFEB LCT_FIFO_Full error
 word99[7:0] = CFEB L1A FIFO # used out of 256
 word98[9] = CFEB L1A_FIFO_Full error
 Trailer3[11:4] = DMB L1A FIFO # used out of 256
 Trailer5[11:6] = DMB External_FIFO_Full_error[TMB:CFEB1]
 TR2[6:0] = DMB Ext_FIFO_Half-Full_Warning[TMB,Overlap:CFEB1] (low=true)
 Header7[11:7] = CFEB_Multi-Overlap[5:1] = Garbage Event
 Trailer6,7,8[11:0] = DMB End/Start Timeout error, 3 repeats
 Header5[11,8,6] = TMB DAV bit, 3 repeats
 Header1,5[4:0] = CFEB_DAV[CFEB5:1], 2 repeats
 Header1[9:5] = CFEB_CLCT[CFEB5:1], 1 repeat
 L1AN[23:0] = HDR3[11:0],HDR2[11:0]
 BXN[11:0] = HDR4[11:0]



What about SCA Over-Written Event error?




CFEB/DMB Comparisons and Error Checks




CFEB CRC Checks Done for this FIFO? Last non-control word S.B. CRC check. Verify that multiple of 8 /16 CRC Checks are done if CFEB data present.





Trigger CRC Check Control: assume that TMB comes after ALCT!






Trigger Comparisons and Error Checks





TRG WC counts 16-bit words: div 4!
 This result is a STAGE3 Function!!







END


















CRC-16 Primitive Polynomial: $X^{16}+X^{15}+X^2+1$, same as USB standard







Outgoing packets must have 1010... preamble logic and End Packet logic.
 Incoming packets must also exclude Preamble and CRC in RxDV logic.
 ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.







GT_ETHERNET_2





JRG

Title:	FAST12B9	
Comments:	Custom Logic for DDU similar to: AND12B9	
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A





JRG

Title:	FAST13B10	
Comments:	Custom Logic for DDU similar to: AND12B10 with an OR2 (allows ON to override)	
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A



Send 2 Idle bytes:

$K28.5(10111100)+D16.2(01010000)$
= 0x1BC + 0x050 (time-ordered)
= 0xBC50 (in parallel)








20480ns = 320*64ns = 1280*16ns = 0101/0000/0000 = 0x0500
 Wait 20.48usec before starting new packet UNLESS FIFO -PAE is high; FIFO holds 64k words.
 -PAE=low for WC<1025 (64-bit words) == FIFO less than ~2% full: not much data!
 ~LD/FSEL1/FSEL0=1/0/0, so n,m=1023 and ~PAE changes state at WC=1025.
 End of Event is always aligned with End of Packet! Status1=EOE from DDU_Ctrl, Status0=BOE.



Find a better way to set ElimThresh bits!







JRG

TITL: XILINX Family FD16-64CE Macro
 16-bit Bus Matching Register with Asynchronous Clear and Chip Enable

Date:	2nd February 2004	Ver:	1
Sheet Size:	B	Rev:	A



Title: VIRTEX Family FD8-16CE Macro	
Comments: 8-16-Bit Bus Matching Register with Asynchronous Clear and Chip Enable	
Date: 4th February 2004	Ver: 1
Sheet Size: B	Rev: A



Free-running state machine: S0 sync to RCLK rising edge

was ADR=10, S6

was ADR=11, S7

Counts OEDATA + OE_TR cycles = Byte Count
End GO at 8960 data bytes, followed by 16 more 7 IDLEs sent between big packets

OE[7:0] and S[7:0] ARE in sync!

WC13 (or any bit 4+) and OE7 are simultaneous

Control for MUX over 8 input data bytes

Now skip 0xffff bytes for destination MAC

Send SYNC during RESET, IDLE after RESET ends.
IDLE state: FIFO MT? If YES, loop to IDLE.

If NO, begin packet: (sync to RCLK)

send HEADER (8 bytes) + first 4 data bytes (= FF)

enable REN at proper state, in sync with RCLK

MUX through 8-byte-word from FIFO


FIFO MT? If NO, MUX over next FIFO word.

If YES, end packet; *send 2-byte Packet Number*

WC < 56 bytes requires ZERO FILL up to 56 bytes

send CRC32 (4 bytes) + TRAILER (2 bytes)

+ 2 IDLEs, then loop over IDLE cycle




$= 0x1BC + 0x0B5 + 0x1BC + 0x042 = 0x1BC + 0x050$

HDR=8 header + 4 destination bytes.
TR=2 trail + 2 idle bytes.

12 RCLK Sync minimum here.

End of RST and OESYNC are sync'ed!

StateMachine Reset=RRST2
Sync's STATE0 start with RCLK rising edge
Output Options:
sync, header, data, CRC, trailer, idle
release of RESET on rising RCLK edge






Ethernet Packet Filler for WC<48: "Real Data" byte count, followed by FF filler.
 FIFO data is 8 bytes wide, so WC must be multiple of 8 when FIFO goes EMPTY
 This forces a minimum of 64 data bytes + 4 byte CRC + 2 Byte PktCount= 70 bytes; ethernet requires only 64 bytes here.
 Overfill ensures at least 15 FF bytes (after the "Real Data" byte count) in a "filled" packet.

JTAG Instruction Decode


OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset
2	Check FPGA status, shift only [21 bits]
3	Check status with capture and shift test
4	
5	
6	
7	
8	
9	
10	
11	

Need JTAG Control (BTDI, SHIFT, SEL2, DRCK2 & F*) and TDO connections to B-Scan...



Debug Test Outputs


drawn by KS
Copyright (c) 1993, Xilinx Inc.



Send 2 Idle bytes:
 $K28.5(10111100) + D16.2(01010000)$
 $= 0x1BC + 0x050$




Title:	VIRTEX Family Ethernet Idle Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Idle cycle	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A



Title: VIRTEX Family 4-AND3COM1 Macro		
Comments:	4-AND3 Bus Gate plus 1 common bit	JRG
Date:	1st October 2003	Ver: 1
Sheet Size: A		Rev: A

B[4:0]








Title: VIRTEX Family OR5+1 Macro		JRG
Comments: OR5 Bus Gate w/Common		
Date: 27th December 2001	Ver: 1	
Sheet Size: A	Rev: A	

STAT[11:0]

Load/Read BXN Orbit LOGIC




Default=924 BX per Orbit



10-bit JTAG Register Read out (on DVCENB)

STATUS[9:0]



- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0



15-bit JTAG Register Read out (on DVCENB)

STATUS[14:0]



- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




16-bit JTAG Register Read out (on DVCENB)

STATUS[15:0]

- STATUS15
- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




24-bit JTAG Register Read out (on DVCENB)



def=923=39Bh

Q[11:0]




Title: VIRTEX Family F12b923 Macro		JRG	
Comments: 2-Bit D Flip-Flop with Preset to 923d and Enable			
Date:	8th May 2003	Ver:	1
Sheet Size:	B	Rev:	A

FOK LED

- LIT == Link is alive and well
- BLINK == Link not ready
- OFF == Link not present


DAV LED

- LIT == Active Data Xmit
- OFF == No data to Xmit




JRG

Title:	FIBERLED	
Comments:	Custom LED Slow-Blink Control for Fiber Inputs	
Date:	27th January 2004	Ver: 1
Sheet Size: B		Rev: A




Glitch Protection for Toggled functions: must do NOOP after RESET!


Load/Check Kill_Register LOGIC (F9/F8)



Load ZERO to kill readout path
 ONes are alive
 [14:0] == DMB input fibers
 [16] == ALCT
 [17] == TMB




Title: VIRTEX Family SR4CE Macro		JRG
Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



drawn by KS
 Copyright (c) 1993, Xilinx Inc.



Title: VIRTEX Family SR8CE Macro		JRG
Comments: 8-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single one on Async Clr		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



Check Status LOGIC (F3), shift test (F2)

