


Project Directory: M:\WV\D785\D785N  
Pads Directory: M:\WV\D785\D785N\PADS\B785N\  
Pads Library: M:\WV\D785\D785N\PADS\B785N\B785N.PT4

# D785N

## CMS CSC DDU VERSION 4

BLOCK



ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210


JTAG0 (Emergency VME) ---> CPLD (driven by cable or FPGA1)  
JTAG1 (DDU Control) ---> EPROM1 ---> FPGA1 (driven by cable, CPLD or FPGA1): for now TDO1 goes only to cable, but future version should feed TDO1 back into FPGA1  
JTAG2 (GBE Control) ---> EPROM2 (driven by cable or FPGA1)  
JTAG3 (GBE Control) ---> FPGA2 (driven by FPGA1)

## MODIFICATIONS TO D785A PCB


1. PULLUP'S ADDED TO SELECT JTAG TDO PINS. THE FPGA TDO PINS ARE OPEN DRAIN OUTPUTS. (330Z to 2.5V)  
TDO2  
TDO3  
TDO6
2. THE ORIGINAL SERIES JTAG PATH OF THE CONTROLLER PROM1>PROM2>FPGA WAS SPLIT INTO TWO PATHS  
U21 PIN #31 PROM TDO PIN WAS LIFTED FROM PAD.  
U21 PIN #31 PIN GOES TO VME FPGA PIN #AA15 (PROM TDO PIN)  
U21 PIN #31 PAD GOES TO VME FPGA PIN #AB15 (FPGA TDI PIN)
3. RESISTOR DIVIDER ON JTAG HEADER. TO PROTECT 2.5V TOLERANT I/O FROM THE 5V MOJBLASTER.  
R125, R126, R128 CHANGED TO 100Z  
R122, R127, R129 CHANGED TO 330Z  
REMOVE R16 (PULLDOWN ON TCK1). THIS WAS REDUNANT WITH THE RESISTOR DIVIDER.
4. R/C filter added to the DS1033z for hardrst.  
(after programming, the current would increase causing the voltage level to fall  
  
this drop in voltage would cause the reset debouncer to retrigger.  
The power pin was lifted and a 220Z and 47uF capactor were installed to minimize the voltage drop effect.
5. The SD pin from input optical transceiver is a 3.3V signal feeding to 2.5V I/O banks.  
Causes current surges  
  
330Z pulldowns were used to help draw some of the current and  
also keep the FOK signal from floating with no fiber unit installed
6. Switch the 2.5V regulator to a TI unit due to large dropout and maximum current to be exceeded.  
this drop in voltage would cause the reset debouncer to retrigger.  
The power pin was lifted and a 220Z and 47uF capactor were installed to minimize the voltage drop effect.

ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210


**OPTICAL INPUTS & FIFOS**



**GLINKS**




**OUTPUT CONTROL**






**VME**

**CCB**


**SLINK**



FPGA\_ID PIN C25 ON INPUT FPGA'S CHANNELS 0-7 FPGA ID = '0'  
CHANNELS 8-15 FPGA ID = '1'



FOK = GREEN LED  
 DATA = YELLOW LED












THE OHIO STATE UNIVERSITY  
 PHYSICS DEPARTMENT ELECTRONICS LAB  
 174 WEST 18TH AVE, COLUMBUS OH 43210

TITLE  
 OPTICAL TRANSCEIVERS AND ROCKET I/O  
 FULL DDU  
 CMS CSC ELECTRONICS




BY DCH	PARENT PAGE	PROJECT D785A
DATE 11-15-2004_10:52	FILE INPUTF0 . 1	PAGE 2A

XC2VP20-5FG676C LOGIC = D785B










XC2VP20-5FG676C




XC2VP20-5FG676C






















XC2VP20-5FG676C LOGIC = D785B







**XC2VP20-5FG676C**






RCS and WCS?????




For now TDO1 goes only to cable, but future version should feed TDO1 back into FPGA1



Test input BNCs are not needed in next version; use those 4 I/O (TBX0, TBXRST, TL1ACC, TL1ARST) for test points instead.

Add "DDU Control" box

R8DSTAT[0:15]	TDI[6:8]	PAF[0:3]IN	DATA[0:39]
TXDIN[0:15]	TMS[6:7]	EF[0:3]IN	OUTDATA[0:63]
DLL_READY[0:2]	TDO[6:8]	FF[0:3]IN	
CTRL_STAT[0:3]	TCK[6:7]	INFIFO_EREN[0:3]	BUS[0:9]
FIFO_ACTIVE[0:3]	FMM[0:3]	INFIFO_REN[0:3]	TDOUT[0:1]
SPARE[0:17]	TXEN[0:14]	INFIFO_OE[0:3]	USF[0:3]
SPARE_CLK[0:1]	KILL[0:14]	INFIFO_MARK[0:3]	LSF[0:3]
VME[0:4]	BUS[0:8]	INFIFO_RT[0:3]	LRL[0:3]













XC2VP7-6FF676C LOGIC = D785C

THE OHIO STATE UNIVERSITY  
PHYSICS DEPARTMENT ELECTRONICS LAB  
174 WEST 18TH AVE, COLUMBUS OH 43210

OUTPUT CONTROL  
Practice Full DDU  
CMS CSC ELECTRONICS

BY: moj  
DATE: 11-19-2004 9:19  
PARENT PAGE:  
PROJECT: D752J  
FILE: OUTCONTROL . 1  
PAGE: 4A






THE OHIO STATE UNIVERSITY  
PHYSICS DEPARTMENT ELECTRONICS LAB  
174 WEST 18TH AVE, COLUMBUS OH 43210

TITLE  
OUTPUT CONTROL  
Practice Full DDU  
CMS CSC ELECTRONICS


BY moj  
DATE 3-23-2004 9:32

PROJECT  
D752J  
FILE OUTCONTROL 3  
PAGE 4B







# Implement basic S-LINK architecture on DDU board?



Not Used on Current LSC  
UDW[0:1] = 11 FOR 64 BIT TRANSFERS



SLINK64/LSC Standoff Holes  
Isolated per SLINK Spec pg. 43/62




Voltage Keying Hole








USER140, USER101, USER102 NOT USED  
USER100 IS FOR DESKEW OPTION, NEED TO DRIVE

Add accessible testpoints for UCLK, UWEN, UCTRL very near S-LINK port


fix 3.3v 2.5v on slink





Harting PN# 02.01.160.2101




XC2V500-5FG6456C LOGIC = D785D




**GROUND POINTS BOARD STIFFENER**





**FRONT PANEL MOUNTS**






**DISCHARGE UNIT**



**BOARD STANDOFFS**



**PART FIDUCIALS**



**Discrete logic to load the VPROM in emergency**

