

this DDU:  
add \_BX Offset\_ to Flash SRAM

VME5CTRL (file 0ddu\_vme5ctrl) 10-5-2005\_15:29  
Version 14

CMS CSC DDU5, VME FPGA  
v1: Begin vme5ctrl from vme4ctrl v5, new DDU5 pinout  
v3-8: All PROM JTAG lines now have 3-state drivers, fixed UCF FMM pins  
v9-10: Add VME Serial ADC control (Device 8...13 in r2), debug on LEDmode14; tune DLLs  
v11-13: Modify FMM LEDs, add 3 IRQ pins, add VME Registers for GbE/SLINK\_WAIT, Fake\_L1A\_Enable & DDU production testing  
v14: Add Restore-Idle after SoftReset, add Busy/Warn history on VMEparDev6/5, tune RealFMM logic  
v14r2-4: Tune Busy/Warn history


### Set all Banks to 3.3V I/O

Indep Clocks: clk80, selk  
Dependent Clocks: ck40=clk

PART=XC2V500-5-FG456  
PROM=XC18V04-VQ44 (PARALLEL)

ddu5\_vme\VME5Ctrl\vme5ctrl

VME Broadcast Addresses:  
24=OSU-TCB "Test Control Board"  
25=DMB  
26=TMB  
27=Both DMB and TMB  
28=DDU  
29=DCC



Mode 1 Switch Block, reversed labels on board

- 1: Mode Bit 0
- 2: Mode Bit 1
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4 } 00 for Standard Debug, 01 for VME-Serial
- 6: Mode Bit 5 } 10 for Flash RAM, 11 for VME-Parallel
- 7: Disable Auto Serial Load
- 8: Set all LA bits HIGH, ~FPGA version on LEDs
- RST\_1=Soft\_Reset for FPGAs and ALL FIFOs

PromID: 05036093h

ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210

Replace EmptyIN/FIFO\_EMPTY PUs?

- To Do:
- Test VME\_IRQ pin functions
  - Check GbE-thresh Autoload
  - Put GbE Prescale into Flash RAM
  - Connect and drive FMM signals
  - > Set correct default state on board!
  - No logic for VMECLK, VMEA1...OK.


DDU Format Since DDUctrl v15:

H1: 0x/5T/NN.NNNN/XXX/I.II/VK  
H2: 0x/8000/0001/8000/HHHH  
H3: 0x/LLLL/0000/ZZZZ/GMY

T-2: 0x/8000/FFFF/8000/8000  
T-1: 0x/SSSS.SSSS/QQQQ/PPPP  
TR: 0x/A/?WWW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.  
DDU WordCount for one DMB (only one CFEB): 0x19A = 410 dec.  
DDU WC, 1 DMB with 2 CFEB: 0x32A = 810 dec.  
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 0x32E = 814 dec.  
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 0x64E = 1614 dec.

DDU\_WordCount = (6 + 25\*Nts\*nCFEB + 3\*nDMB) <= 30050 (ignoring Trigger boards)  
Ethernet\_ByteCount = 8\*DDU\_WordCount 16 TS assumed





DAQMB ISPROMs' JTAG clock: 1.25MHz, half of SLOWCLK

The normal JTAG command can work at 10MHz, but for In\_System\_Programming, it must be slow, such as 1.25MHz  
 The ISP does not work at 2.5MHz or faster

# Free LED\_Modes


LA free: 12,13  
 LEDs Free: 12,13  
 TP 2-4 Used: 0,1




InCtrl PROMs 2 & 1

Only VME FPGA will drive these JTAG lines


Page 4




8+8 bit IR




BUFE4




SLINK




4+4+4+4 bit IR




BUFE4




DDU\_Ctrl PROM 2 & 1




8+8 bit IR




BUFE4




Output FIFO




4-bit IR




BUFE4







DDU\_Ctrl FPGA




10 bit IR





BUFE4







use "DMB15" for DDU\_Ctrl status




THE OHIO STATE UNIVERSITY  
PHYSICS DEPARTMENT ELECTRONICS LAB  
174 WEST 18TH AVE, COLUMBUS OH 43210

TITLE VME Communication Interface  
DDU VME Controller Logic  
CMS CSC Electronics

BY JRG  
DATE 9-2-2005\_14:15

PARENT PAGE 1  
PROJECT D785  
FILE VMECNTRL .5  
PAGE 2E



**REAL\_FMM 4-bit-decode definitions**

- 4 0001: Warning/NearFULL (Grn ON, Yel BLINK)
- 2 0010: Lost Sync, need SyncReset (both BLINK)
- 3 0100: BUSY (Yel ON)
- 5 1000: Ready {DDU Ready == !Busy} (Grn ON)
- 1 1100: Error, need HardReset (Yel BLINK)

**DMB+DDU "STATx" definitions**

- 0: BUSY (i.e. NotREADY)
- 1: Warning/NearFULL
- 2: Lost Sync, need SyncReset
- 3: Error, need HardReset

# Serial Device List (12 device functions, SEN = Serial Load)

- 0x 00: Read InFIFO 0
- 01: Read InFIFO 1
- 02: Read InFIFO 2
- 03: Read InFIFO 3
- 04: R/W Flash SRAM
- 0x 08: W Load DDR InFIFO 0
- 09: W Load DDR InFIFO 1
- 0A: W Load DDR InFIFO 2
- 0B: W Load DDR InFIFO 3
- VME\_SDEV>=8 or ==4 are Writeable; others are Read Only.
- 0C: W Load GBE Output FIFO (SEN=LD, set HI during MRST) --test?
- 0D: W Load DDU\_Ctrl FPGA (Kill DMB Fiber Ch.) --test?
- 0E: W Load DDU\_Ctrl FPGA (Board ID) --test?
- 0F: W Load all 4 DDR InFIFOs

# 9 VME Reads, 4 VME Writes, 7 Auto commands


- Flash <--> Serial
- Auto Load After MRST
- VME <--> Serial SRAM (dev,FMpage=VMEcmd) VME <--> Flash SRAM, No Serial Dev
- vmedev 00 --ToVME=1 08,04 vmedev04/cmd 00 --ToVME=1
- 01 --ToVME=1 SLDcmd 02: 09,04 09 --ToVME=0
- 02 --ToVME=1 (all 4 in parallel) 0A,04 DDR 0C --ToVME=0
- 03 --ToVME=1 0B,04 0D --ToVME=0
- 0F --ToVME=0
- SLDcmd 03: 0C,05 GbE
- SLDcmd 00:0D,01 (on DDU\_Ctrl request) Kill-Ch
- SLDcmd 01: 0E,07 (after 0D,01) Board-ID

# Flash Memory Access (9 VME-Serial commands on Dev4)


- CMD<9 is Read Only. CMD>=9 is Write Only.
- 0x 00: Read Status Register
- 01: Read page 1 (Kill Ch.) to DDU\_Ctrl
- 04: Read page 4 (DDR offsets) to In DDR FIFO
- 05: Read page 5 (GBE offsets) to GBE Out FIFO
- 07: Read page 7 (Board ID) to DDU\_Ctrl
- 0x 09: W Program page 1 (Kill Ch.) [16 bit data]
- 0C: W Program page 4 (DDR offsets) [32 bit data]
- 0D: W Program page 5 (GBE offsets) [34 bit data]
- 0F: W Program page 7 (Board ID) [16 bit data]
- cmd[5:2] req'd for dev 4 only, CMD>8 is Write

Non-VME!!  
Auto Load  
Only


Serial VME\_ADR: slot[23-19]typ[18-16]dev[15-12]free[11-6]cmd[5-2]res[1-0]












### 8-bit Opcode: Read Flash SRAM Status





### 32-bit Opcodes: Program Flash SRAM Pages 1,4,5,7



### 64-bit Opcodes: Readout Flash SRAM Pages 1,4,5,7






Serial ADC (MAX1270/1271) Interface clock: 1.25MHz (Divided SLOWCLOCK) is used  
 The ADC1270/1271 can work at a frequency from 0.1MHz to 2.0MHz



### REAL\_FMM 4-bit-decode definitions

- 0001: Warning/NearFULL (Grn ON, Yel BLINK)
- 0010: Lost Sync, need SyncReset (both BLINK)
- 0100: BUSY (Yel ON)
- 1000: Ready {DDU Ready == !Busy} (Grn ON)
- 1100: Error, need HardReset (Yel BLINK)



Serial ADCs & FMM LED Logic  
 DDU VME Controller Logic  
 CMS CSC Electronics

JRG


1

D785

9-1-2005\_17:48




VMECNTRL 10

2J





\*\*Check CLR\_RD and LLRD\_FIFO-1 timing\*\*

# Parallel Register Readout



Parallel VME\_ADR: slot[23-19]typ[18-16]dev[15-12]free[11-10]cmd[9-2]res[1-0]


Dev<8: Read Only, no CMD req'd. Dev>=8 needs CMD, CMD>=128 is Write



# Parallel Register Read/Write


Required for Test firmware only,  
OK to keep though:

CMD15 = "FMM Test Reg" FD16CE



"FMM Override Enable"


Keep for "Pro" version:




VME Parallel Dev 9 CMD 0,5 data format:  
Nibble-1 is inverse of Nibble-0  
Byte-1 is repeat of Byte-0

Required for Test firmware only,  
OK to keep though:

Read VME Par Dev 8:




Keep for "Pro" version:




Keep for "Pro" version:


END



DDU Broadcast Address = 28 = 0x1C = 11100b









VME-JTAG Device code: Path IR bit length

00			
01		Output FIFO **FIX**	4
02		VME_Ctrl PROM (all PROMs=XC18V04)	8
03		DDU_Ctrl PROMs 1 & 0	8+8
04		InCtrl PROMs 1 & 0	8+8
05		DDU_Ctrl FPGA (V2P7)	10
06		InCtrl FPGA 0 (V2P20)	14
07		InCtrl FPGA 1 (V2P20)	14
08		Input FIFOs 0-3	4+4+4+4
09		Serial ADC (...not JTAG...)	N/A
0F		Emergency PROM Programming via VME	8



Slot Selection: ADR[23:19]      ADR[1:0]=Not Used  
 Device: ADR[15:12] sets device ID  
 Type: ADR[18:16]=000b for VME-JTAG  
 COMMAND[9:0] {ADR[11:8]=bit count  
                   slot[23-19]typ[18-16]dev[15-12]bitcnt[11-8]cmd[7-2]res[1-0]}  
 ADR[18:16]=100b for VME-Serial  
 COMMAND[9:0] {ADR[11:6]=Not Used  
                   slot[23-19]typ[18-16]dev[15-12]free[11-6]cmd[5-2]res[1-0]}  
 Dev>=8: Write Only. Dev=4 needs CMD, CMD>=9 is Write. Otherwise Read  
 ADR[18:16]=011b for VME-Parallel  
 Dev<8: Read Only, no CMD req'd. Dev=8 needs CMD, CMD>=128 is Write  
 slot[23-19]typ[18-16]dev[15-12]free[11-10]cmd[9-2]res[1-0]}

VME-Serial Device code:  
 00 || Read Input FIFO 0 (32-bit data, no Command req'd)  
 01 || Read Input FIFO 1 (32-bit data, no Command req'd)  
 02 || Read Input FIFO 2 (32-bit data, no Command req'd)  
 03 || Read Input FIFO 3 (32-bit data, no Command req'd)  
 04 || Flash SRAM (RdStat or Program Page), NEEDS COMMAND  
 ---> command required with device 4:  
 0x 00: Read Status Register [8-bit data]  
 09: Program page 1 (Kill Ch.) [16 bit data]  
 0C: Program page 4 (DDR offsets) [32 bit data]  
 0D: Program page 5 (GBE offsets) [34 bit data]  
 0F: Program page 7 (Board ID) [16 bit data]  
 0C || Load GBE Output FIFO (SEN=LD, set HI during MRST)--N/A  
 0D || Load DDU\_Ctrl FPGA (Kill DMB Fiber Ch.)--N/A  
 0E || Load DDU\_Ctrl FPGA (Board ID)--N/A  
 0F || Load all 4 DDR InFIFOs






VME-Parallel Device code (all 16-bit data):  
 0: R; BUSY State (i.e. NotREADY) 15=DDU, 14-0=DMB[14:0]  
 1: R; CSCs w/Warning-NearFULL  
 2: R; CSCs w/Lost Sync, need SyncReset  
 3: R; CSCs w/Error, need HardReset  
 4: R; Quick summary of all boards that require a Reset  
 4: R; Quick summary of all boards that require a Reset  
 5: R; CSCs w/Warning-NearFULL History  
 6: R; CSCs BUSY History  
 8: R/W; VMESer Input Shift Registers (shifting is a separate VMESer command)  
 ---> command required with device 8:  
 0x 00-02: Read Input Register 0-2 [16-bit data]  
           80: Write Input Register 0 [16-bit data]  
 9: R/W; S-LinkWaitEnable/GbE Prescale Selection  
 ---> command required with device 9:  
 0x 00: Read Register [16-bit data]  
           80: Write Register [16-bit data]  
 14: R; bits 15-8 unused, 7-0=ModeSwitch[7:0]  
 15: R; DDU\_Info/Status bits (VMErdy, FMM, Geog/Slot Adr)


Typical VME-JTAG sequence:  
 1st VME Data: send IR (10-bit) "User1"  
 2nd VME Data: set User1 DR (8-bit) "Select Function"  
 3rd VME Data: send IR (10-bit) "User2"  
 4th VME Data: send User2 DR (16-bit)  
 ~~~~~repeat this as needed for all data bits~~~~~  
 5th VME Data: send IR (10-bit) "User1"  
 6th VME Data: set User1 DR (8-bit) "No-Op"  
 7th VME Data: send IR (10-bit) "Bypass"




| Boundary Scan IR Codes | PROM XC18V04 8-bit IR | FPGA Virtex2Pro 10-bit IR |
|------------------------|-----------------------|---------------------------|
| Device Bypass          | 11111111              | 1111111111                |
| User Code              | 11111101              | 1111001000                |
| ID Code                | 11111110              | 1111001001                |
| User1                  | N/A                   | 03C2h=1111000010          |
| User2                  | N/A                   | 03C3h=1111000011          |

For bigger V2P's add 1's to the left











### CFEB JTAG command decode




### CFEB JTAG commands:

- 00 || Shift data, no header, no tailer
- 01 || Shift data with header only
- 02 || Shift data with tailer only
- 03 || Shift data with header and tailer
- 04 ||
- 05 || Read TDO register
- 06 || Reset JTAG State machine
- 07 || Shift Instruction register with header and tailer
  
- 0C || Shift IR, no header, no tailer
- 0D || Shift IR with header only
- 0E || Shift IR with tailer only
- 0F || Shift Instruction register with header and tailer



CLR  
 C  
 D[15:0]

|                                                                                               |                                        |       |
|-----------------------------------------------------------------------------------------------|----------------------------------------|-------|
| <b>XILINX</b>                                                                                 |                                        | J. Gu |
| Title: virtex Family SR16CLRE Macro, Right Shift                                              |                                        |       |
| Comments: 16-Bit Loadable SerPara-In, right shift<br>Para-Out Shift Reg w/ Enable & Async Clr |                                        |       |
| Date: 13th January 1993                                                                       | Ver: 1, Modified from XILINX, SR16CLRE |       |
| Sheet Size: C                                                                                 | Rev: A                                 |       |




J. Gu

|             |                                                                                                                       |      |   |
|-------------|-----------------------------------------------------------------------------------------------------------------------|------|---|
| Title:      | virtex Family SR16LCE Macro                                                                                           |      |   |
| Comments:   | Modified from XILINX Library SR16CE, shift right 16-bit Serial-In Parallel-Out Shift Register w/ Enable and Async Clr |      |   |
| Date:       | 11th May 2001                                                                                                         | Ver: | 1 |
| Sheet Size: | B                                                                                                                     | Rev: |   |




drawn by KS  
Copyright (c) 1993, Xilinx Inc.



C  
CLR




|                                                                                        |        |     |
|----------------------------------------------------------------------------------------|--------|-----|
| Title: VIRTEX Family SR4CE3 Macro (Set 1, Clear 3)                                     |        | JRG |
| Comments: 4-bit Serial-In Parallel-Out Shift Register w/Enable, 1 Preset & 3 Async Clr |        |     |
| Date: 13th October 2003                                                                | Ver: 1 |     |
| Sheet Size: B                                                                          | Rev: A |     |



drawn by KS  
Copyright (c) 1993, Xilinx Inc.




|                                                                                                     |        |            |
|-----------------------------------------------------------------------------------------------------|--------|------------|
| Title: VIRTEX Family SR4RE Macro (SR4E_ONE)                                                         |        | <b>JRG</b> |
| Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset |        |            |
| Date: 7th August 2001                                                                               | Ver: 1 |            |
| Sheet Size: B                                                                                       | Rev: A |            |



DTACK for Load Instruction/Data Register command


was ~ADCENA1

CFEB JTAG command decode



Serial ADC Command Decoder:

- 00 || Write Control Byte to MAX1271's
- 01 || Read Data Back from 1271 Register
- 02 ||
- 03 || Read Data Back from Burr-Brown Register; Not Used
- 04 ||
- 05 ||
- 06 ||
- 08 || Write Serial ADC Chip Select Register; Not Used
- 09 || Read Serial ADC Chip Select Register; Not Used



JRG

|               |                                               |        |
|---------------|-----------------------------------------------|--------|
| Title:        | FMMLED                                        |        |
| Comments:     | Custom LED Slow-Blink Control for FMM Outputs |        |
| Date:         | 27th January 2004                             | Ver: 1 |
| Sheet Size: B |                                               | Rev: A |