

**New Ideas:** Store & check DMB source ID's from each fiber?  
 Feed SLINK status into FMM logic (for UF).  
 Set DMB CRC OK flag for DDU Empty Events?

**DDU5CTRL**

(file 0dductrl) **10-5-2005\_15:31**  
 CF026A01 Version 26

**CMS CSC DDU5, Central Control v2: from ddu4ctrl\_v28, FIFO Full JTAG Reg is 16-bits**  
 v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC\_WAIT modes & add Kill option  
 v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMEctrl  
 v15-16: fix DMBwarn, add VME\_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG\_Trail\_Err resets, FOV=5  
 v17-18: tune DMB\_Full, RST\_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 bytes  
 v19: Require SLinkWaitEn for CFEB\_L1err check; v20: set RCLK0 to FAST24, CkFB to SLOW6--->rev2: SLOW8  
 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In\_Time\_Out go to BOE\_Stat  
 v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD\_1; rev2: CLK40's use F16-OFDDR  
 Good! rev3: tune PDMBLIVE\_EN & RST\_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisable,  
 Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0/1  
 v25: tune L1err & InFerr "DMBliveOK", fix TTMB\_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critical)  
 v26: BXorbit=3563 now, add IDMB\_FULL flag on ERB


**Set All I/O to 3.3V**

**PART=XC2VP7-6-FF672**

**PROM=2\*XC18V04-VQ44 (PARALLEL)**

TST	Clock	BUFGMUX	DDU5ctrl\ C026DD99	DDU5ctrl\ C126DD99
0P	drck1	5P *4P -TR		
2P	2clk	5S *1S		
3S	clk	7S *7S		
0S	clk625	2S- *2S		
7P	ck125	1P *0S -BL		
5P	clk40	0S *3P		
4S-	clk156	4S- *4S		
1S	drck2	3P *5S		
6S-	sclk	6S- *6S		

\* denotes LOCed position



- 1: Mode Bit 0
- 2: Mode Bit 1 LED0 on top, pins on away-side from LEDs
- 3: Mode Bit 2 RST\_1=Asynchronous Reset for FPGA1 and ALL FIP
- 4: Mode Bit 3
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: GbE test, send counter on GBE link
- 7: Set L1A Fake mode, Kill TTC L1A/CMD if SW8 is off
- 8: FPGA version on LEDs

PromID: 05026093h  
 FPGAid: 2124A093h

**ELECTRONICS LAB  
 PHYSICS DEPARTMENT  
 THE OHIO STATE UNIVERSITY  
 174 WEST 18TH AVE  
 COLUMBUS OHIO 43210**

- To Do:**
- COMPARE BXN (DMB/TMB too)
  - Watch for TRG buff overflows
  - Determine correct values to store in Flash Mem  
 ----> BX offset, KillCh's, FIFO thresh, Board ID
  - Test DCC/SlinkWait feedback function & thresh  
 ----> Make DMB stop too
  - Verify that CFEB-CRC is fixed for B-code case
  - No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRF

**DDU Format Since DDUctrl v15:**

H1: 0x/5T/NN.NNNN/XXX/I.II/VK  
 H2: 0x/8000/0001/8000/HHHH  
 H3: 0x/LLLL/oooo/ZZZZ/GMMY


T-2: 0x/8000/FFFF/8000/8000  
 T-1: 0x/SSSS.SSSS/QQQQ/PPPP  
 TR: 0x/A/?WWW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.  
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes  
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes  
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes  
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes

DDU\_WordCount = (6 + 25\*Nts\*nCFEB + 4\*nDMB) < 30070; 240560 Bytes  
 ^^Ignores TMB Data^^ GBE\_ByteCount = 8\*DDU\_WordCount 8 TS assumed

DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes  
 DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes  
 DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes  
 DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes

DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes  
 DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes  
 DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes



DMB Full signal detected by an InFPGA InUnit

Single error, insignificant unless repeated

This event is garbage! Set error bit in SLINK...

Add BXR/BX0 control to BXN counter  
 Add Trig/Evt Type to L1A FIFO?  
 Mask DMBs with critical error until they're Reset?  
 ---> report to DAQ and Trigger?


Resets between DMBs on same FIFO?

Page 12

Remove? --->>>


Reset Required!!!  
 Tell FMM...

Tell TTS to slow down...





**FMM status bit definitions**


- 0: BUSY = NotREADY
- 1: Warning/NearFULL
- 2: Lost Sync, need SyncReset
- 3: Error, need HardReset



Only LAs free: none none have LA\_1 free










DDU Ready for FMM; BUSY == RST with pull-up (external)  
 Add LoadConst & BUSY logic for DMB/TMB/etc. later


JTAG Reset is like SyncRst  
 ARST is like SoftRst, add load const later











Default States (during rst, prog & config)



- DDU\_BUSY = HI
- LD\_RDY (vme3) = HI
- SENIN (sen5) = HI
- SEN6 (vme2) = HI
- TXEN[14:0] = HI (Low True)
- RDYIN[2:0] = HI (Low True)
- DCC\_LnkRDY = HI (Low True)
- DCC\_StopDAT = HI (Low True)
- FDPE

Page 28












need L1 Throttle

need Sync RST

need Hard RST





# END





RXER3:0-->1:0 FEND3:0-->FEND1:0 LW1:0-->LW ~NODAT1:0-->~NODAT  
 CLKA -- DIN[35:0] -- CLKV -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]




Use these busses for CFEB CRC and Special Word checks-->




Lowest 36 RDAT bits synched to falling edge of CLK (next-to-last word bits)  
 IN[35:0] IFDDR36C RDAT[71:0] comes with E-codes of last DMB only, followed by C-codes





FEND appears at end: sometimes never  
 FEND0 set for first 2 E-codes from each DMB  
 FEND1 should be always zero




EVT\_CNT[23:0]




Valid E-Code detected










**Check for DMB Error Word and consistency:**




**Check consistency of the four "Special Word" bits:**



FDONE & RENOE-0 in-time with LGoodLW, next-to-last word (E-codes) on DAT timed w/LgoodLW; LastWord is out of FIFO if it wasn't Empty next-to-last word clocked in




FIFOdone set at E-codeDone & LRENtrue  
 A FIFO ends at 1st false "LFIFO\_EMPTY" after "LGoodLW"  
 -----> Switch FIFOs after next good word!  
 -----> "RENOE-0" holds REN enabled until "FDONE" goes false




# Control Bit List:

- 0: Gold Data (Active DMB has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 or more out of 4)
- 3: Latched Voted Special Bit 13 or more out of 4)
- 4: Latched Voted Special Bit 14 or more out of 4)
- 5: Latched Voted Special Bit 15 or more out of 4)
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB Data)
- 8: End of Event (DONE--->OETrail)




FIFO Done Timeout: 132 usec = 5281 is the worst case per CSC, add about 100 usec w/TMB scope, then another \*4 for 4 CSCs: 38914 (972 usec)






# JTAG Instruction Decode



OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset [toggle]
2	Read Current DDU L1A Number (24-bit scaler)
3	Check status (capture and shift) [32 bits]
4	Check status, low-word [16 bits]
5	Check status, high-word [16 bits]
6	Output Path Status [16-bits]
7a	Check FOK (active input FIFOs) [lowest 4 bits]
7b	L1A Mismatch (FIFO headers) [4-bits] check FIFO-A
7c	Check FIFO Err (active FIFO change) [4 bits]
7d	Stuck Data Errors (input FIFOs) [highest 4-bits]
8a	Almost Full FIFOs [lowest 10-bits] check FIFO-B
8b	FIFO Empty/GE2 Status [highest 6-bits]
9a	Full FIFOs [lowest 10-bits] FIFO Full/MT (raw)
* 9b	Raw FIFO Empty [highest 6-bits]
10	CRC Errors [15-bits]
11a	Lost In Data [lowest 4-bits] check FIFO-C
11b	Timeout: start [4-bits]
11c	Timeout: end-wait [4-bits]
11d	Timeout: end-active [highest 4-bits]
12	Data Xmit Errors [15-bits]
13	Check KILL_Register [20 bits]
14	Load KILL_Register [20 bits]
15	DMB Errors [15-bits]
16	TMB Errors [15-bits]
17	ALCT Errors [15-bits]
18	Lost In Event [15-bits]
* 19	InRD Status [16-bits] free: 21, 28
* 20	InRD C-code & MxmitErr History [16-bits]
22	Error Register A [16-bits]
23	Error Register B [16-bits]
24	Error Register C [16-bits]
25	Read DMB_LIVE [15-bits]
26	Read P_DMB_LIVE [15-bits]
27	Read WARN_MON [16-bits]
29	Set BX per Orbit [12-bits]
30	Read BX per Orbit [12-bits]
31	Toggle CFEB_Cal Auto_L1 [default enable]
32	Read DDU Board ID [16-bits]
33	DDU-only VME_L1A












Page 22  
CC16CEU G

### 4 InFIFO Shadow Counters


Page 28  
JD5 JD[4:0]

# Use DMB\_RD to determine which FIBER we're currently reading



Stop READ cycle on DCC Near Full  
 How to "not stop" in case we only have one word left to read? Not possible to do well

*END*



Event START timeout 3.2usec: 128=1000/0000=0x80.

Calibration START timeout 7.2usec: 288=0x0120.


CB16CE 25ns clock period here

LHC BXN cycles from 0 to 3563


Set to BX=0 one cycle after BX LIM: 3563=1101/1110/1011=0xDEB

SPS BXN cycle from 0 to 923: CLR after 923=0x39B.


Access FIBEROK from JTAG as a fiber check.  
 ---> RESET required after fiber status change for now...  
 Change in FIBEROK is BAD! Set error code.  
 ...notify FMM and maybe set STATUS bit, but  
 ...data is OK until FIFO read time-out occurs.  
 ...but how to know WHEN the bad-data comes out  
 ---> timeout will probably occur for that event



MASK fiber on Start/End TIMEOUT? Kill it in LFOK...



Lowest 9 "Q" nibbles synched to falling edge of CLK




CLK\ -- DIN[35:0] -- CLKV -- Q[35:0] DIN[71:36] -- CLK\ -- Q[71:36] QS[35:0]






drawn by KS  
Copyright (c) 1993, Xilinx Inc.




Title:	VIRTEX Family IFDDR4CE Macro, LVCMOS33	<b>JRG</b>
Comments:	4-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS  
Copyright (c) 1993, Xilinx Inc.




Title:	VIRTEX Family IFDDR8CE Macro, LVCMOS33	<b>JRG</b>
Comments:	8-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size: B		Rev: A




		JRG
Title:	FAST10B1	
Comments:	Custom Fast, Complex Logic for DDU, use 4 MUXCY as OR, 1 as AND similar to: OR of 4 AND2 ,AND, AND2B1	
Date:	15th October 2003	Ver: 1
Sheet Size:	B	Rev: A





EN low drives Q high  
I0/I1 get Inverted at Q



Title:	VIRTEX Family SOP3B2XOR Macro	
Comments:	SOP3B2XOR Gate	<b>JRG</b>
Date:	11th December 2003	Ver: 1
Sheet Size: A		Rev: A











drawn by KS  
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 15-BufTOR Macro		
Comments: 15-BufT Bus Gate with Bus-OR-Common control		
Date:	27th December 2001	Ver: 1
Sheet Size: A		Rev: A

**JRG**





The lowest 13-bits of every 16 go into the CFEB CRC (but reverse them!): 52-bits of data --->15-bit CRC  
 Only the lowest 12-bits of every 16 go into the Special Word Decode (un-reverse these!)



Note: GOODDAT == GOLDDAT here!  
 Control Bit List:

- 0: Gold Data (this FIFO has REN, OE, not MT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 1<sub>2</sub> or more out of 4}
- 3: Latched Voted Special Bit 1<sub>3</sub> or more out of 4}
- 4: Latched Voted Special Bit 1<sub>4</sub> or more out of 4}
- 5: Latched Voted Special Bit 1<sub>5</sub> or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB FIFO Data)
- 8: End of Event (DONE--->OETrail)








LWC "26" needs to be ONE, so set LWC\_LD on "25"  
 This counts # words latched into STAGE2.  
 How error words are handled here: Stop CRC Accum if VB15/LVB15 are set.  
 Use GOODDAT-A = GOODDAT.and.NOT.VB15, etc.  
 This counts # words latched into STAGE2

Check CRC when 25th word is in stage2


**Critical DMB Monitoring Information (Production DMB) UPDATE!**

See <http://www.physics.ohio-state.edu/~cms/dmb/dmbdatafmt.html>

- Within each time sample: word100[15:0] = dummy = 0x7FFF <---- What about SCA Over-Written Event error? to ERB only?
- word97[14:0] = CRC15 result <----> \*DDU Compare\*
- word98[9] = CFEB L1A\_FIFO\_Full error <----> \*\*\*\*\*DDU Error\*\*\*\*\*
- <----> \*\*\*DDU Warning\*\*\*
- Header7[11:7] = CFEB\_Multi-Overlap[5:1] = Garbage Event <----> \*\*\*\*\*DDU Error\*\*\*\*\*
- Trailer6,7,8[11:0] = DMB End/Start Timeout error, 3 repeats <----> \*\*\*\*\*DDU Error\*\*\*\*\*
- Header5 = TMB/ALCT DAV bits, 3 repeats <----> \*\*DDU Control\*\*
- Header1,5[4:0] = CFEB\_DAV[CFEB5:1], 2 repeats <----> \*\*\*\*\*DDU Error\*\*\*\*\*
- Header1[9:5] = CFEB\_CLCT[CFEB5:1], 1 repeat / <----> \*DDU Compare Together\*
- L1AN[23:0] = HDR3[11:0],HDR2[11:0] <----> \*DDU Compare\*
- <----> \*DDU Compare\*





## CFEB/DMB Comparisons and Error Checks




Load Zero on CRC when LWC loads ONE Compare CFEB word 25 to this CRC


CFEB CRC Checks Done for this FIFO? Last non-control word S.B. CRC check. Verify that multiple of 8 / 16 CRC Checks are done if CFEB data present.





Need to deserialize b13 in 1st sample for \*EACH CFEB\* and compare to Hdr2d!




ON for CFEB2 LWC = 2,3,5,6,8,9,11,12,14,15,17,18,20,21,23,24:  
Set/Reset at LWC = 25 or LVB15



May need a programmable offset...






# Check for Problems in DMB header/trailer & set DMBerr register




# Trigger CRC Check Control: assume that TMB comes after ALCT!




^^^affects L1A check: DoTMB, 1st\_TMB/1st\_ALCT



^^ New DMB Format now ^^





^^ Determine if Trig Trail is ALCT or TMB ^^




Load TCRC with ZERO on ALCT/TMB trail^^


Compare ALCT/TMB trail to this CRC^^




Check for "wrong" or missed trg board end:




Reset at BOE



Reset at BOE







^^^Known for E-code+1  
Reset at BOE



Reset at BOE

Page 14 TEMPORARY!!!



# Trigger Comparisons and Error Checks









# Trigger Error Registers

ERC[15:0]



**CSC case by LTRG\_Trail+1?**  
**TMB/ALCT need Err Reg's for CSC/EVT**  
 CRC: Evt WC: Evt L1err: Evt  
 TMBerr: CSC&Evt ALCTerr: CSC&Evt






VCC

2

3

4

END



### DDU Timing Info

DDUctrl to InFIFO signals: 2" - 4", .3ns - .6ns  
 IRCLK has 4 loads, may slow signal by 0.1-0.5ns  
 CKFBout has normal drive, IRCLK has ~1.1ns Faster drive

### FPGA I/O Delays (lvcmos33, ns)

IBUF: 0.92  
 IFD set/hold: 0.92/-0.12 Clk to Q: 0.65

OBUF: 2.33  
 OFD set/hold: 0.26/0.14 Clk to Q: 2.41


\*modifiers for drive/slew settings:  
 6mA: add 2.60 for Slow, 1.28 for Fast  
 8mA: add 1.69 for Slow, 0.46 for Fast  
 12mA: add 1.18 for Slow, 0.26 for Fast  
 16mA: add 0.52 for Slow, 0.02 for Fast  
 24mA: +0.44 for Slow, -0.08 for Fast


### FPGA CLB Delays (ns)


4-FG: 0.32 5-FG: 0.65  
 PD set/hold: 0/0.14 Clk to Q: 0.38  
 Sync set-rst setup: 0.60  
 Async. pre-clr to Q: 1.25  
 SR16 Clk to Q: 3.12  
 SR32 Clk to Q: 3.49  
 SI set/hold: 0.34/0.00 Q11 (low state) 3.22-3.34 3.2





### TI FIFO I/O Delays (ns)

Measured on FIFO test board  
 RCLK to Empty (low state) Vcc: 3.38V 3.04V  
 Max: 3.6, Min: 2.5 3.02-3.18 3.20-3.29  
 to Not Empty (high state) 3.22-3.34 3.23-3.31  
 RCLK to Q11 False (low state)  
 Max: 4.3, Min: 2.5 3.32-3.62 3.40-3.64  
 to Q11 True (high state) 3.31-3.87 3.51-4.06














# CRC-16 Primitive Polynomial: $X^{16}+X^{15}+X^2+1$ , same as USB standard













Outgoing packets must have 1010... preamble logic and End Packet logic.  
 Incoming packets must also exclude Preamble and CRC in RxDV logic.  
 ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.

# GT\_ETHERNET\_2






JRG



Title:	FAST12B9	
Comments:	Custom Logic for DDU similar to: AND12B9	
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A

IDLEOUT needs local control logic.


# GT\_AURORA\_4




REF\_CLK\_V\_SEL=1  
 SRL0C\_ORIGIN=X109Y212  
 RPM\_GRID=GRID  
 RLOC=X11Y19  
 TX\_DIFF\_CTRL=800  
 TX\_PREEMPHASIS=3





Page 19  
 FAST18B16



Send 2 sets of 2 Idle bytes: K28.5(10111100), D16.2(01010000)  
 = 0x1BC, 0x050 (time-ordered) = 0x50BC (in parallel)



Page 20





JRG


Title:	FAST13B10	
Comments:	Custom Logic for DDU similar to: AND12B10 with an OR2 (allows ON to override)	
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A

Send 2 Idle bytes:


$K28.5(10111100)+D16.2(01010000)$   
= 0x1BC + 0x050 (time-ordered)  
= 0xBC50 (in parallel)







Non-inverted LEDs!!




JRG

TITAN Family FD16-64CE Macro  
 16-bit Bus Matching Register with Asynchronous Clear and Chip Enable

Date:	2nd February 2004	Ver:	1
Sheet Size:	B	Rev:	A






JRG

Title: VIRTEX Family FD8-16CE Macro	
Comments: 8-16-Bit Bus Matching Register with Asynchronous Clear and Chip Enable	
Date: 4th February 2004	Ver: 1
Sheet Size: B	Rev: A

WC13+9+8 ---> 8960 + 16 data bytes:

WC12+11+10+9 ---> 7680 + 16 data bytes:



was ADR=10, S6

was ADR=11, S7

Counts OEDATA + OE\_TR cycles = Byte Count  
End GO at 8960 data bytes, followed by 16 more

OE[7:0] and S[7:0] ARE in sync!

WC13 (or any bit 4+) and OE7 are simultaneous

Control for MUX over 8 input data bytes

Now skip 'ffff' bytes for destination MAC

Send SYNC during RESET, IDLE after RESET ends.  
IDLE state: FIFO MT? If YES, loop to IDLE.

If NO, begin packet: (sync to RCLK)

send HEADER (8 bytes) + first 4 data bytes (= FF)

enable REN at proper state, in sync with RCLK

MUX through 8-byte-word from FIFO


FIFO MT? If NO, MUX over next FIFO word.

If YES, end packet; \*send 2-byte Packet Number\*

WC < 56 bytes requires ZERO FILL up to 56 bytes

send CRC32 (4 bytes) + TRAILER (2 bytes)

+ 2 IDLEs, then loop over IDLE cycle




$= 0x1BC + 0x0B5 + 0x1BC + 0x042 = 0x1BC + 0x050$

HDR=8 header + 4 destination bytes.  
TR=2 trail + 2 idle bytes.


End of RST and OESYNC are sync'ed!

12 RCLK Sync minimum here.


StateMachine Reset=RRST2  
Sync's STATE0 start with RCLK rising edge  
Output Options:  
sync, header, data, CRC, trailer, idle  
release of RESET on rising RCLK edge



Ethernet Packet Filler for WC<48: "Real Data" byte count, followed by FF filler.  
 FIFO data is 8 bytes wide, so WC must be multiple of 8 when FIFO goes EMPTY  
 This forces a minimum of 64 data bytes + 4 byte CRC + 2 Byte PktCount= 70 bytes; ethernet requires only 64 bytes here.  
 Overfill ensures at least 15 FF bytes (after the "Real Data" byte count) in a "filled" packet.



drawn by KS  
Copyright (c) 1993, Xilinx Inc.




Send 2 Idle bytes:  
 $K28.5(10111100) + D16.2(01010000)$   
 $= 0x1BC + 0x050$



Title:	VIRTEX Family Ethernet Idle Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Idle cycle	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS  
Copyright (c) 1993, Xilinx Inc.



Send 4 Sync bytes:  
 $K28.5(10111100)+D21.5(01011010)$   
 $+K28.5(10111100)+D2.2(001000010)$   
 $= 0x1BC + 0x0B5 + 0x1BC + 0x042$




Title:	VIRTEX Family Ethernet Sync Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Sync cycle	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A





B[4:0]



D

D

C

C

B

B

A

A



Title: VIRTEX Family OR5+1 Macro

Comments: OR5 Bus Gate w/Common

JRG

Date: 27th December 2001

Ver: 1

Sheet Size: A

Rev: A





drawn by KS  
Copyright (c) 1993, Xilinx Inc.

STAT[11:0]  
 STAT[11:8]  
 STAT[7:0]  
 STAT11  
 STAT10  
 STAT9  
 STAT8  
 STAT7  
 STAT6  
 STAT5  
 STAT4  
 STAT3  
 STAT2  
 STAT1  
 STAT0

# Load/Read BXN Orbit LOGIC

Default=924 BX per Orbit



STATUS[11:0]  
 STATUS[11:8]  
 STATUS[7:0]  
 STATUS11  
 STATUS10  
 STATUS9  
 STATUS8  
 STATUS7  
 STATUS6  
 STATUS5  
 STATUS4  
 STATUS3  
 STATUS2  
 STATUS1  
 STATUS0



# 15-bit JTAG Register Read out (on DVCENB)

STATUS[14:0]



- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




# 16-bit JTAG Register Read out (on DVCENB)

STATUS[15:0]

- STATUS15
- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




# 24-bit JTAG Register Read out (on DVCENB)



STATUS23	STATUS11
STATUS22	STATUS10
STATUS21	STATUS9
STATUS20	STATUS8
STATUS19	STATUS7
STATUS18	STATUS6
STATUS17	STATUS5
STATUS16	STATUS4
STATUS15	STATUS3
STATUS14	STATUS2
STATUS13	STATUS1
STATUS12	STATUS0

def=923=39Bh=11.1001.1011

Q[11:0]



■ CLR  
■ CE  
■ C

D[11:0]




Title: VIRTEX Family FD12b923 Macro		JRG
Comments: 12-Bit D Flip-Flop with Preset to 923d and Enable		
Date: 8th May 2003	Ver: 1	
Sheet Size: B	Rev: A	

# FOK LED

- LIT == Link is alive and well
- BLINK == Link not ready
- OFF == Link not present


# DAV LED

- LIT == Active Data Xmit
- OFF == No data to Xmit



JRG


Title:	FIBERLED	
Comments:	Custom LED Slow-Blink Control for Fiber Inputs	
Date:	27th January 2004	Ver: 1
Sheet Size: B		Rev: A




Glitch Protection for Toggled functions: must do NOOP after RESET!



# Load/Check Kill\_Register LOGIC




Load ZERO to kill readout path  
 ONes are alive  
 [14:0] == Enable DMB input fibers  
 [15] == Enable 'Check Disable' below:  
 [16] == ALCT  
 [17] == TMB  
 [18] == CFEB




Title: VIRTEX Family SR4CE Macro		<b>JRG</b>
Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	

drawn by KS  
Copyright (c) 1993, Xilinx Inc.



Title: VIRTEX Family SR8CE Macro		<b>JRG</b>
Comments: 8-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single one on Async Clr		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



Check Status LOGIC (F3), shift test (F2)

