

DDU5CTRL

(file 0dductrl)

10-3-2006_15:37

CF038A02 Version 38

CMS CSC DDU5, Central Control FPGA v33: change SourceID=760=2F8h for TF-DDU

v34: Inverted CCB_CMD bus & L1A **for TF-DDU ONLY!**

v35: Autodetects TF-DDU, now compatible w/wo TF; add SyncHold & CloseL1A logic
r2, removed redundant RdyIn2 requirement for SEN bits

r3-4, OSyncRst on ~Clk40, tune OFIFO Mon, req. VMEctrv17+ & InCtrlv22r3-
v36: non-TF DDU5 have SrcID==BrdID, NoLiveFibers will now readout on L1A

v36-r2: change TF_SIG to FDRE, Reset CheckCRC with NewTFDMB

v37: diagnostic changes....Tune DMBL1err(notALCTerr), BadCtrl(notMissTrg), LIE(addMissTrg)

DMB/TMB/ALCTerr account for MissTrgTrail, DMB-to on Era15, XtraTrgTrails on Erc5+13,DDUfmm 3-bits held Reset until SystemRdy

v37r2-3: tune CfebL1aErr/SyncErr &DMBcritErr logic, MultL1err logic, InSingWarn=Era10,ValidDMBfull=Erb0,DMBtimeout=Era15

v38: DMBcritErr=Erc7, improve Htmb/alct timing,C-codeErr goes to InMxmitReg, InTimeout goes to EndTimeBusyReg

r2: make DAQovfl for FF case only, include C-CodeErr w/MultXmitErr, CFEBcrc flags Reset on BOE, C-code-L1er=FIFOb15,
LDMB_CRCok held at least 4 cycles

Set All I/O to 3.3V

PART=XC2VP7-6-FF672

PROM=2*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl
C038DD99
C138DD99



- 1: Mode Bit 0 LED0 on top, pins on away-side from LEDs
- 2: Mode Bit 1 RST_1=Asynchronous Reset for FPGA1 and ALL FIFOs
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: GBE test, send counter on GBE link
- 7: Set L1A Fake mode, Kill TTC L1A/CMD if SW8 is off
- 8: FPGA version on LEDs

PromID: 05026093h
FPGAid: 2124A093h

PROGRAM takes < 55 ms (31ms this FPGA)

ELECTRONICS LAB
PHYSICS DEPARTMENT
THE OHIO STATE UNIVERSITY
174 WEST 18TH AVE
COLUMBUS OHIO 43210

DDU Format Since DDUctrl v15:

H1: BOE type L1A Number BXX ID FOW K-Status 0x/51/NN.NNNN/XXX/1.H/VK
H2: 49-bit-unique constant DMBfull(15) 0x/8000/0001/8000/HHHH
H3: LiveDMB(15) Ostar DMB-DAY(15) BOEstat DMBent 0x/LLLL/oooo/ZZZZ/GGMY

T-2: 64-bit unique constant 0x/8000/FFFF/8000/8000
T-1: DDU EOF Status DMBerr DMBwarn(15) 0x/SSSS.SSSS/QQQQ/PPPP
TR: EOE WordCount CRCword BOEstat K-Status 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.
DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes
^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount - 8 TS assumed

DDU5CTRL -- Project History

v1-2: from ddu4ctrl_v28, FIFO Full JTAG Reg is 16-bits
 Last w/DDU_FOV=4 --->> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC_WAIT modes & add Kill option
 v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMEctrl
 v15-16: fix DMBwarn, add VME_FakeLlenable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG_Trail_Err resets, FOV=5
 v17-18: tune DMB_Full, RST_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 bytes
 v19: Require SLinkWaitEn for CFEB_L1err check; v20: set RCLK0 to FAST24, CkFB to SLOW6--->rev2: SLOW8
 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In_Time_Out go to BOE_Stat
 v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD_1; rev2: CLK40's use F16-OFDDR
 Good! rev3: tune PDMBLIVE_EN & RST_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisable
 Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0/1
 v25: tune L1err & InFerr "DMBliveOK", fix TTMB_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critical)
 v26: BXorbit=3563 now, add IDMB_FULL flag on ERB
 v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset
 v28: add Big debug reg. on F21, Timeout reg. on F28, uses LnextFIFO, replace LLLREN w/LFOE for TimeoutReg, make ERA-St/End-TO perm.
 v29: fix Mult.L1Err logic, add InSingWarn/InML1Err, tune DDUyncErr, L1A-fake kills TTC-L1A
 v30: tune Critical Error, InRdWarn, SpyOvfl & LextStop logic
 v31: tune CFEB-DAV check (OR DAVs from DMB Hdr1 & Hdr2), add SP/TF compatibility & diagnostic logic
 v32: change CfebCalDisable default to True, remove DDU_DLL_Err from FMMerr (InRdErr4)

Default Startup Order:

- Release DLL (no wait)
- 4) DONE
- 5) En. Outputs
- 6) Release WE

CSC_L1Err <--Bring to VME-JTAG Reg?

TST	Clock	BUFGMUX
0P	drck1	5P *4P -TR
2P	2clk	5S *1S
3S	clk	7S *7S
0S	clk625	2S- *2S
7P	ck125	1P *0S -BL
5P	clk40	0S *3P
4S-	clk156	4S- *4S
1S	drck2	3P *5S
6S-	sclk	6S- *6S

* denotes LOCed position

New Ideas: Store & modify ERB 3 for Permanent DDU_DLL_err, add DDU CSC-Board occupancy monitor-F34?
 -r2: add zeroing logic at RST for Occ.Mon. -r3: fix LRST logic
 Feed SLINK status into FMM logic (for UF).
 Set DMB CRC OK flag for DDU Empty Events? no...
 In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence.
 In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible to self-correct as above...? Can only work if DMB really lost event data.

To Do:

- COMPARE BXN (DMB/TMB too)
- Watch for TRG buff overflows
- Determine correct values to store in Flash Mem
- > BX offset, KillCh's, FIFO thresh, Board ID
- Test DCC/SlinkWait feedback function & thresh's
- > Make DMB stop too
- Verify that CFEB-CRC is fixed for B-code case
- No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRF
- Make Verilog module to get Fiber/DMB_RD in one CLK
- Multiple TRG_L1err ought to request a Sync Reset?
- * Same for consecutive events with a TRG_L1err?
- Check Phase of CMD to CLK40
- * pg. 2G & 3I
- CFEB-DMB sync check pg. 12C
- CFEB-L1A check disabled, pg. 12D: not! Found a fix
- options for Monitoring on pg. 3H, 12E?
- Does CFEB-Check-Disable cause TF/SP mimic?

ELECTRONICS LAB
 PHYSICS DEPARTMENT
 THE OHIO STATE UNIVERSITY
 174 WEST 18TH AVE
 COLUMBUS OHIO 43210

DDU Format Since DDUctrl v15:


H1: BOE type L1A Number BXN ID FOV K-Status 0x/5T/NN.NNNN/XXX/1.H/VK
 H2: 49-bit-unique constant DMBFull(15) 0x/8000/0001/8000/HHHH
 H3: LiveDMB(15) Ostar DMB-DAV(15) BOEstat DMBent 0x/LLLL/oooo/ZZZZ/GGMY

T-2: 64-bit-unique constant 0x/8000/FFFF/8000/8000
 T-1: DDU_FOV Status DMBerr DMBwarn(15) 0x/SSSS.SSSS/QQQQ/PPPP
 TR: EOE WordCount CRCword BOEstat K-Status 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
 DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes
 ^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount 8 TS assumed

DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes
 DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes
 DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes
 DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes

DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes
 DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes
 DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes



DMB Full signal detected by an InFPGA InUnit

This event is garbage! Set error bit in SLINK...
 Add BXR/BX0 control to BXN counter
 Add Trig/Evt Type to LIA FIFO?
 Mask DMBs with critical error until they're Reset?
 ---> report to DAQ and Trigger?
 Resets between DMBs on same FIFO?

Special occurrence warning
 SINGLE_WARNING


Inc. MultTrgL1err check?

Reset Required!!!
 Tell FMM...

Tell TTS to slow down...


Remove? --->>>


Real PAF!





FMM status bit definitions

- 0: BUSY = NotREADY
- 1: Warning/NearFULL
- 2: Lost Sync, need SyncReset
- 3: Error, need HardReset









BufGs, Top: 7P.6S.5P.4S/3P.2S.1P.0S
 Bottom: 7S.6P.5S.4P/3S.2P.1S.0P

F16 ok; Slow16 may be better...

78 MHz

was Slow 12mA: 8mA adds 0.5ns delay
 6mA adds ~1ns more


CLK78 has 3 loads to:
 Slink, OutFIFO WCLK,
 FPGA_ckFB


78 MHz
 Slink, OutFIFO WCLK

156 MHz

DDU Ready for FMM; BUSY==RST with pull-up (external)
 Add LoadConst & BUSY logic for DMB/TMB/etc. later

JTAG Reset is like SyncRst
 ARST is like SoftRst, add load const later





Soft_Reset ALL: ~0x23 (35dec)
 = 0x1C (28dec), use w/DCC VME FDC

CCB CMD bus is inverted, but NOT on DCC! ***Un-inverted at IBUFs for use with DCC, DDU Ctrl ver22+
 "Big Endian" to CCB_CSR2, then cmd gets right-shifted 2 bits and inverted!
 0x7000 in software to VME == 0070 to CCB == ~0x1C on cmd bus == 0x23!

CCMD & L1A get inverted for TF Crate Board IDs 1,2,3

SoftrST for min. 25ns before MRST (which lasts 37.5 ns min.)
 then SoftrST continues another 12.5ns min.
 Hold it for SCLK FDR in VME_Ctrl

Start Data Taking: ~0x39 (57dec) = 0x06


Stop Data Taking: ~0x38 (56dec) = 0x07

Sync_Reset ALL: ~0x3C (60dec) = 0x03

BC0 code: ~0x3E (62dec) = 0x01

Stops TTC L1/EvRst/BXR in Fake Mode;
 Mode7 will override, but why do that?
 Remove?
 CFEB_Cal[2:0]: ~0x2b, 2a, 29 (43, 42, 41dec)
 = 0x14, 15, 16 (20, 21, 22dec)

^^^was OBUF-FAST12




Page 28
need L1 Throttle
need Sync RST
need Hard RST

Default States (during rst, prog & config)

- DDU-FMM Error Condition definitions (in_rd_err4)
- control word bit error OR filler added multiple times
 - DMB fiber status change OR DMB Live register changed; InCtrl direct path to VME/FMM also used?
 - DDU timeout for Control or InCtrl FPGA was set, NOT a detected DMB timeout
 - extra/bad/missing Hdr/Tr word, Trg Trail or Lone word; DDU is lost due to corrupted data stream
 - a specified CSC has Trg/TrailErr/DAV-LCTerr/DMBtimeout detected
 - extra data is stuck in a FIFO (InCtrl or on-board); maybe a Sync Error?
 - was DDU_DLL_Err, but it's not really a "Reset Req'd" error...although it may cause problems
-for now just set flag in data EOE for 1 event













DDU_BUSY = HI
LD_RDY (vme3) = HI
SENIN (sen5) = HI
SEN6 (vme2) = HI
RDYIN[2:0] = HI (Low True)
DCC_LinkRDY = HI (Low True)
DCC_StopDAT = HI (Low True)

END



RXER3:0-->L0 FEND3:0-->FEND1:0 LW1:0-->LW ~NODAT1:0-->~NODAT
 CLK^ -- DIN[35:0] -- CLKV -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0] DAT[71:0]

Use these busses for CFEB CRC and Special Word checks-->



Note that DONE means Last FIFO_REN is done!
 Use LFF and SLINK_READY to delay START of next event?

GoldDat means good data on DAT bus
 synched w/DoFW+2

Hold off this Reset until EndOfEvent^^^

rejects end C-codes---

3.0-logic-step delay

2.0-logic-step delay

2.1-logic-step delay

Page 27

4.0-logic-step delay

1.1-logic-step delay

$$\sim LREN_i = L\{ \sim GE2_i + (\sim EDGE.\sim GE3_i) + \sim RE_i \}$$

<<<-- Goes Low on Last LREN True.

<<<-- 1st LREN True.
 1st word from DMB FIFO

<<<-- inside FPGA == GoldDat.


BeginData:
 START_D

DONE=CTRL8 ---> LDONE ---> OETRAIL-2 --> OETRAIL-1 ---> OETRAIL=EOH




DoData goes true at least 3 cycles after Do_HDR
 ...so DoData and Do_HDR do NOT overlap!!

The first GoodData comes 3 clocks AFTER the last DoHdr





















^^^The Last FW just got latched in!^^^
 Followed by 4 NotGoodData cycles



Check for DMB Error Word and consistency:





Check consistency of the four "Special Word" bits:




Control Bit List:



- 0: Gold Data (Active DMB has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB Data)
- 8: End of Event (DONE--->OETrail)




Permanent accumulation of DMB-path-Xmit errors




FIFO Done Timeout: 132 usec=5281 is the worst case per CSC, add about 100 usec w/TMB scope, then 25ns clock period here another *4 for 4 CSCs: 38914 (972 usec)



usually load 7fff for SP





















Event accumulation of valid DMB-path-Xmit errors





JTAG Instruction Decode

OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset [toggle]
2	Read Current DDU L1A Number (24-bit scaler)
3	Check status (capture and shift) [32 bits]
4	Check status, low-word [16 bits]
5	Check status, high-word [16 bits]
6	Output Path Status [16-bits]
7a	Check FOK (active input FIFOs) [lowest 4 bits]
7b	L1A Mismatch (FIFO headers) [4-bits]
7c	Check FIFO Err (active FIFO change) [4 bits]
7d	Stuck Data Errors (input FIFOs) [highest 4-bits]
8a	Almost Full FIFOs [lowest 10-bits]
8b	FIFO Empty/GE2 Status [highest 6-bits]
9a	Full FIFOs [lowest 10-bits]
* 9b	Raw FIFO Empty [highest 6-bits]
10	CRC Errors [15-bits]
11a	Lost In Data [lowest 4-bits]
11b	Timeout: start [4-bits]
11c	Timeout: end-wait [4-bits]
11d	Timeout: end-active [highest 4-bits]
12	Data Xmit Errors [15-bits]
13	Check KILL_Register [20 bits]
14	Load KILL_Register [20 bits]
15	DMB Errors [15-bits]
16	TMB Errors [15-bits]
17	ALCT Errors [15-bits]
18	Lost In Event [15-bits]
* 19	InRD Status [16-bits]
* 20	InRD C-code & MxmitErr History [16-bits]
* 21	Critical Error Trap Reg. [192 bits]
22	Error Register A [16-bits]
23	Error Register B [16-bits]
24	Error Register C [16-bits]
25	Read DMB_LIVE [15-bits]
26	Read P_DMB_LIVE [15-bits]
27	Read WARN_MON [16-bits]
* 28	Max Timeout Count [16-bits]
29	Set BX per Orbit [12-bits]
30	Read BX per Orbit [12-bits]
31	Toggle CFEBCal Auto_L1 [default enable]
32	Read DDU Board ID [16-bits]
33	DDU-only VME_L1A
* 34	Read CSC Board Occupancy scalers (loops for 60 words, 32-bit)



















Page 31




LostInData
4 fill by FIFO




StuckData
4 fill by FIFO



Toggle CFEB_Cal_Trg Disable





CSC_L1Err <-- Bring to VME-JTAG Reg?
fill by FIBER

good from 9-code+4 to
E-code+2

InRD Timeout


InRD Sync Err

InRD Single
Error

InRD Critical

4 InFIFO Shadow Counters

Page 28



TITLE

BY

PARENT PAGE




PROJECT


DATE

FILE


PAGE

CSC Board Occupancy Tracker: 15 fibers x 4-boards each






L1A Proximity Tracker: 500ns Close L1A Monitor closer than 450ns is Tricky for DMBs *END*




Pipe all L1As for 450ns, if more than 1 then set CloseL1A bit^^
 L1As can be combined into 7 3-bin bunches (LHC 75ns rule) to ensure separation 500ns^^

use these 7 bunches as Adr for ROM lookup table for Tricky L1A patterns^^

Finally, perform BX-18 to correct BXN and store CloseL1A as BXN bit-12.
 Then use SBXN12 output (Close_L1A) for Stage2 DMB checks: 500ns L1As means
 that first 2 CFEB samples should always have good L1A#



Event START timeout 3.2usec: $128=1000/0000=0x80...$




Calibration START timeout 7.2usec: $288=0x120$.

Later include another 16-bit FIFO for Trig/Evt Type?


LHC BXN cycles from 0 to 3563


Set to BX=0 one cycle after BX_LIM: $3563=1101/1110/1011=0xDEB$



SPS BXN cycle from 0 to 923: CLR after $923=0x39B$.


Store the BXN for every L1A:






Access FIBEROK from JTAG as a fiber check.
 ---> RESET required after fiber status change for now...
Change in FIBEROK is BAD! Set error code.
 ...notify FMM and maybe set STATUS bit, but
 ...data is OK until FIFO read time-out occurs.
 ...but how to know **WHEN** the bad-data comes out?
 ---> timeout will probably occur for that event

MASK fiber on Start/End TIMEOUT? Kill it in LFOK...



Lowest 9 "Q" nibbles synched to falling edge of CLK




All "QS" nibbles synched to rising edge of CLK

CLK^ -- DIN[35:0] -- CLK/ -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]




Title: VIRTEX Family IFDDR36C Macro, LVCMOS33		JRG
Comments: 36-Bit DDR Input Flip-Flop with asynchronous clear		
Date: 10th December 2003	Ver: 1	
Sheet Size: B	Rev: A	




Title:	VIRTEX Family IFDDR4CE Macro, LVCMOS33	JRG
Comments:	4-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS
Copyright (c) 1993, Xilinx Inc.



Title:	VIRTEX Family IFDDR8SCE Macro, LVCMOS33	JRG
Comments:	8-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A




		JRG
Title:	FAST10B1	
Comments:	Custom Fast, Complex Logic for DDU, use 4 MUXCY as OR, 1 as AND similar to: OR of 4 AND2_AND_AND2B1	
Date:	15th October 2003	Ver: 1
Sheet Size:	B	Rev: A



EN low drives Q high
 I0/I1 get Inverted at Q


D

D



C

C



B


B


A


A



Title:	VIRTEX Family SOP3B2XOR Macro	
Comments:	SOP3B2XOR Gate	JRG
Date:	11th December 2003	Ver: 1
Sheet Size: A		Rev: A







D

D

C

C

B

B




A

A

drawn by KS
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 15-BuTOR Macro		
Comments: 15-BuT Bus Gate with Bus-OR-Common control		JRG
Date: 27th December 2001	Ver: 1	
Sheet Size: A	Rev: A	


The lowest 13-bits of every 16 go into the CFEB CRC (but reverse them!): 52-bits of data --->15-bit CRC
 Only the lowest 12-bits of every 16 go into the Special Word Decode (un-reverse these!)






Note: GOODDAT == GOLDDAT here!


Control Bit List:

- 0: Gold Data (this FIFO has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB FIFO Data)
- 8: End of Event (DONE--->OETrail)








CFEB/DMB Comparisons and Error Checks




CFEB CRC Checks Done for this FIFO? Last non-control word S.B. CRC check. Verify that multiple of 8 /16 CRC Checks are done if CFEB data present.



Need to deserialize b13 in 1st sample for *EACH CFEB* and compare to Hdr2d!





only check L1A if no OVFL

CFEB cnt[30] Single & Crit errors have one extra clock delay!

32 LCTxL1A: should never happen?

FMMwarn later?

Duplicate in InFPGA!

Disabled most DMB checks in FILLED/Offset case

Require good DMB CRC for these checks:

Timeout, WARN set, WARN clear

Assume bit-swap is NOT needed...


Load DCRC with ZERO on DMB 2nd Trail

Compare 2nd DMB Trail to this CRC

Reset at Ecode+2


take no action

Check for Problems in DMB header/trailer & set DMBerr register



Trigger CRC Check Control: assume that TMB comes after ALCT!

^^^affects L1A check: DoTMB, 1st_TMB/1st_ALCT



^^^ Determine if Trig Trail is ALCT or TMB ^^^

Check for "wrong" or missed trg board end:

Reset at BOE

Reset at BOE?

Reset at BOE...

set CRITerr./ HARD-err

Page 14
CRC22_64 E-code+2==DDUtr-1==Stage6? CHECK^^^


Load TCRC with ZERO on ALCT/TMB trail^^^

Compare ALCT/TMB trail to this CRC^^^

Reset at BOE?


Trigger Error Registers


ERC[15:0]




CSC case by LTRG Trail+1?
 TMB/ALCT need Err Reg's for CSC/EVT

CRC: Evt WC: Evt Lterr: Evt
 TMBerr: CSC&Evt ALCTerr: CSC&Evt







DDU Timing Info

DDUctrl to InFIFO signals: 2" - 4", .3ns - .6ns 4-FG: 0.32 5-FG: 0.65
 IRCLK has 4 loads, may slow signal by 0.1-0.5ns
 CKFBout has normal drive, IRCLK has ~1.1ns Faster drive

FPGA I/O Delays (lvcmos33, ns)

IBUF: 0.92
 IFD set/hold: 0.92/-0.12 Clk to Q: 0.65

OBUF: 2.33
 OFD set/hold: 0.26/0.14 Clk to Q: 2.41

*modifiers for drive/slew settings:
 6mA: add 2.60 for Slow, 1.28 for Fast
 8mA: add 1.69 for Slow, 0.46 for Fast
 12mA: add 1.18 for Slow, 0.26 for Fast
 16mA: add 0.52 for Slow, 0.02 for Fast
 24mA: +0.44 for Slow, -0.08 for Fast

FPGA CLB Delays (ns)







FD set/hold: 0/0.14 Clk to Q: 0.38
 Sync set-rst setup: 0.60
 Async. pre-clr to Q: 1.25
 SR16 Clk to Q: 3.12
 SR32 Clk to Q: 3.49
 SI set/hold: 0.34/0.01
 Q11 (low state) 3.22-3.34 3.2


TI FIFO I/O Delays (ns)


Meas on FIFO test board
 RCLK to Empty (low state) Vcc: 3.38V 3.04V
 Max: 3.6, Min: 2.5 3.02-3.18 3.20-3.29
 to Not Empty (high state) 3.22-3.34 3.23-3.31
 RCLK to Q11 False (low state)
 Max: 4.3, Min: 2.5 3.32-3.62 3.40-3.64
 to Q11 True (high state) 3.31-3.87 3.51-4.06





Check for Track Finder signal, record TF errors

END


















CRC-16 Primitive Polynomial: $X^{16}+X^{15}+X^2+1$, same as USB standard







Outgoing packets must have 1010... preamble logic and End Packet logic.
 Incoming packets must also exclude Preamble and CRC in RxDV logic.
 ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.



GT_ETHERNET_2






JRG

Title:	FAST12B9	
Comments:	Custom Logic for DDU similar to: AND12B9	
Date:	19th December 2003	Ver: 1
Sheet Size: B		Rev: A



JRG

Title:	FAST13B10	
Comments:	Custom Logic for DDU similar to: AND12B10 with an OR2 (allows ON to override)	
Date:	19th December 2003	Ver: 1
Sheet Size: B		Rev: A




Read in 16-bit data from FIFO, convert to 64-bit, process as 8-bit, then transmit to GT as 16-bit

20480ns = 320*64ns = 1280*16ns = 0101/0000/0000 = 0x0500
 Wait 20.48usec before starting new packet UNLESS FIFO -PAE is high; FIFO holds 64k words.
 -PAE=low for WC<1025 (64-bit words) == FIFO less than ~2% full: not much data!
 ~LD/FSEL1/FSEL0=1/0/0, so n,m=1023 and ~PAE changes state at WC=1025.
 End of Event is always aligned with End of Packet! Status1=EOE from DDU_Ctrl, Status0=BOE.

Page 24



Page 23


Byte-swap Inside




Non-inverted LEDs!!

Find a better way to set ElimThresh bits!






Title: VIRTEX Family FD16-64CE Macro		Ver:	1
Comments: 64-Bit Bus Matching Register with Asynchronous Clear and Chip Enable		Rev:	A
Date:	2nd February 2004	Rev:	A
Sheet Size: B		Rev:	A



Title: VIRTEX Family FD8-16CE Macro	
Comments: 8-16-Bit Bus Matching Register with Asynchronous Clear and Chip Enable	
Date: 4th February 2004	Ver: 1
Sheet Size: B	Rev: A

WC13+9+8 ---> 8960 + 16 data bytes:

WC12+11+10+9 ---> 7680 + 16 data bytes:




Counts OEDATA + OE_TR cycles = Byte Count
 End GO at 8960 data bytes, followed by 16 more
 OE[7:0] and S[7:0] ARE in sync!


Setting OECRC and OE_TR concurrently is OK; they control different busses

Control for MUX over 8 input data bytes


Now Skills 'ffff' bytes for destination MAC

Send SYNC during RESET, IDLE after RESET ends.
 IDLE state: FIFO MT? If YES, loop to IDLE.
 If NO, begin packet: (sync to RCLK)
 send HEADER (8 bytes) + first 4 data bytes (= FF)
 enable REN at proper state, in sync with RCLK
 MUX through 8-byte-word from FIFO
 FIFO MT? If NO, MUX over next FIFO word.
 If YES, end packet; *send 2-byte Packet Number*
 WC < 56 bytes requires ZERO FILL up to 56 bytes
 send CRC32 (4 bytes) + TRAILER (2 bytes)
 + 2 IDLEs, then loop over IDLE cycle





drawn by KS
Copyright (c) 1993, Xilinx Inc.




Send 2 Idle bytes:
 $K28.5(10111100) + D16.2(01010000)$
 $= 0x1BC + 0x050$



Title:	VIRTEX Family Ethernet Idle Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Idle cycle.	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS
Copyright (c) 1993, Xilinx Inc.



Send 4 Sync bytes:
 $K28.5(10111100)+D21.5(01011010)$
 $+K28.5(10111100)+D2.2(001000010)$
 $= 0x1BC + 0x0B5 + 0x1BC + 0x042$




Title:	VIRTEX Family Ethernet Sync Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Sync cycle	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A



drawn by KS
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 4-AND3COM1 Macro		
Comments: 4-AND3 Bus Gate plus 1 common bit		JRG
Date: 1st October 2003	Ver: 1	
Sheet Size: A	Rev: A	

B[4:0]



D

D

C

C

B

B

A

A



Title: VIRTEX Family OR5+1 Macro

Comments: OR5 Bus Gate w/Common

JRG

Date: 27th December 2001

Ver: 1

Sheet Size: A






Rev: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.

STAT[11:0]

Load/Read BXN Orbit LOGIC



Default=924 BX per Orbit



15-bit JTAG Register Read out (on DVCENB)

STATUS[14:0]



- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




16-bit JTAG Register Read out (on DVCENB)

STATUS[15:0]

- STATUS15
- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




24-bit JTAG Register Read out (on DVCENB)



def=923=39Bh=11.1001.1011

Q[11:0]




Title:	VIRTEX Family FD12b923 Macro	JRG	
Comments:	12-Bit D Flip-Flop with Preset to 923d and Enable		
Date:	8th May 2003	Ver:	1
Sheet Size:	B	Rev:	A

FOK LED

- LIT == Link is alive and well
- BLINK == Link not ready
- OFF == Link not present


DAV LED

- LIT == Active Data Xmit
- OFF == No data to Xmit




JRG


Title:	FIBERLED	
Comments:	Custom LED Slow-Blink Control for Fiber Inputs	
Date:	27th January 2004	Ver: 1
Sheet Size: B		Rev: A



Load/Check Kill_Register LOGIC




Load ZERO to kill readout path
 ONEs are alive
 [14:0] == Enable DMB input fibers
 [15] == Enable 'Check Disable' below:
 [16] == ALCT
 [17] == TMB
 [18] == CFEB
 [19] == DMB (for TF)



drawn by KS
Copyright (c) 1993, Xilinx Inc.


		JRG
Title: VIRTEX Family SR4CE Macro		
Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



drawn by KS
Copyright (c) 1993, Xilinx Inc.



Title: VIRTEX Family SR8CE Macro		JRG
Comments: 8-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single one on Async Clr		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



Check Status LOGIC (F3), shift test (F2)

