

DDU5CTRL

(file 0dductrl)

4-12-2007_16:21

CF041A02 Version 41

CMS CSC DDU5, Central Control FPGA


- v39: 64bit_err reset on BOE, TrgWC now uses all 9 bits, CloseL1A range now 1usec, BIG L1Afifo w/better Warn/Busy Logic
- r2: add hysteresis for L1A_AF/Busy state, tune DAQovfl logic, tune SysRdy/BUSY logic. r3: tune L1pipe/StuckData logic
- r4: tune CRC_Cnt_Err monitor logic; r5: tune SCAovfl Reset & CountSample timing
- v40: DMB & Trig.CRCs use MUX to load Zeroes (not Tbufs), change DDUfb reset
- r2: add time constraint to DDUFb reg to eliminate DDUCRC logic lag. r3: tune BuffOvfl & EthLim logic
- v41: SCA_Ovfl separated from DMB_Err & SomethingBad. r2: tune KillFiber glitch

Set All I/O to 3.3V

PART=XC2VP7-6-FF672

PROM=2*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl
 C041DD99
 C141DD99



- 1: Mode Bit 0 LED0 on top, pins on away-side from LEDs
- 2: Mode Bit 1 RST_1=Asynchronous Reset for FPGA1 and ALL FIFOs
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: GBE test, send counter on GBE link
- 7: Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off
- 8: FPGA version on LEDs

PromID: 05026093h

FPGAid: 2124A093h

PROGRAM takes < 55 ms (31ms this FPGA)

ELECTRONICS LAB
 PHYSICS DEPARTMENT
 THE OHIO STATE UNIVERSITY
 174 WEST 18TH AVE
 COLUMBUS OHIO 43210

DDU Format Since DDUctrl v15:

H1: 0x/51/NN.NNNN/XXX/1.H/VK
BOE type L1A Number BXR ID FOW K-Status

H2: 0x/8000/0001/8000/HHHH
49-bit-unique constant DMBfull(15)

H3: 0x/LLL/oooo/ZZZ/GMY
LiveDMB(15) Ostar DMB-DAV(15) BOEstat DMBent

T-2: 0x/8000/FFFF/8000/8000
64-bit unique constant

T-1: 0x/SSSS.SSSS/QQQQ/PPPP
DDU EOF Status DMBerr DMBwarn(15)

TR: 0x/A/?/WW.WWWW/RRRR/UUMK
EOE WordCount CRCword EOFstat K-Status

DDU WordCount (64-bit words) for "No Data" event: 0x006.
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes

DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes

^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount 8 TS assumed

DDU5CTRL -- Project History

v1-2: from ddu4ctrl_v28, FIFO Full JTAG Reg is 16-bits

Last w/DDU_FOV=4 --->> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC_WAIT modes & add Kill option
 v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMEctr
 v15-16: fix DMBwarn, add VME_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG_Trail_Err resets, FOV=
 v17-18: tune DMB_Full, RST_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 byte
 v19: Require SLinkWaitEn for CFEB_L1err check; v20: set RCLK0 to FAST24, CkFB to SLOW6--->rev2: SLOW
 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In_Time_Out go to BOE_Stat
 v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD_1; rev2: CLK40's use F16-OFDDR
 Good! rev3: tune PDMBLIVE_EN & RST_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisable

To Do:
 - COMPARE BXN (DMB/TMB too)
 - Watch for TRG buff overflows
 - Determine correct values to store in Flash
 ---> BX offset, KillCh's, FLEO thresh, Board ID
 - Test DCC/SlinkWaitEn readout on F21, Timeout reg. on F28 use LnextFIFO, replace LLLREN w/LFOE for TimeoutReg, make ERA-St/End-TO perm
 ---> Make DMB stop too
 - Verify that CFEB-CRC is fixed for B-code case
 - No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRL
 - Make Verilog module to get Fiber/DMB_RD in one CLK?
 - Multiple TRG_L1err ought to request a Sync Reset?
 * Same for consecutive events with a TRG_L1err?
 Check Phase of CMD to CLK40
 * pg. 2G & 3I
 - CFEB-DMB sync check pg. 12C
 - CFEB-L1A check disabled, pg. 12D: not! Found a fix...
 - options for Monitoring on pg. 3H, 12E?
 - Does CFEB-Check-Disable cause TF/SP mimic?
 -r2, removed redundant RdyIn2 requirement for SEN bits. r3-4, OSyncRst on ~Clk40, tune OFIFO Mon, req. VMEctrv17+ & InCtrlv22r3
 v25: tune L1err & InFerr "DMBliveOK", fix TTMB_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critical)
 v26: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offse
 v28: add Big debug reg on F21, Timeout reg. on F28 use LnextFIFO, replace LLLREN w/LFOE for TimeoutReg, make ERA-St/End-TO perm
 v29: fix Mult.L1Err logic, add InSingWarn/InML1Err, tune DDUsyncErr, L1A-fake kills TTC-L1A
 v30: tune Critical Error, InRdWarn, SpyOvfl & LextStop logic
 v31: tune CFEB-DAV check (OR DAVs from DMB Hdr1 & Hdr2), add SP/TF compatibility & diagnostic logic
 v32: add CSC-Board occupancy monitor-F34? r2: add zeroing logic at RST for Occ.Mon. -r3: fix LRST logic
 v33: change SourceID=760=2F8h for TF-DDU v34: Inverted CCB_CMD bus & L1A **for TF-DDU ONLY!**
 v35: Autodetects TF-DDU, now compatible w/wo TF; add SyncHold & CloseL1A logic
 v36: non-TF DDU's have SrcID==BrdID, NoLiveFibers now readout on L1A. r2: change TF_SIG to FDRE, Reset CheckCRC with NewTFDMI
 v37: diagnostic changes....Tune DMBL1err(notALCTerr), BadCtrl(notMissTrg), LIE(addMissTrg)
 v38: DMBcritErr=Erc7, improve Htmb/alct timing, C-codeErr goes to InMxmitReg, InTimeout goes to EndTimeBusyReg
 r2: make DAQovfl for FF case only, include C-CodeErr w/MultXmitErr, CFEBcrc flags Reset on BOE, C-code-L1er=FIFO15
 r3: add DMB-TO/FIFOfull to TMB/ALCTerr Regs, adjust their time to L2DMBrd; TrgWC only Comp 8 bits, A-T-Switch Req. NoSpwdEr
 r4: fix LWCb8 Reset logic for long ALCT case (still not inc. in WC check though)
 LDMB_CRCok held at least 4 cycles

TST	Clock	BUFGMUX
0P	drck1	5P *4P /TR
2P	2clk	5S *1S
3S	clk	7S *7S
0S	clk625	2S- *2S
7P	ck125	1P *0S /BL
5P	clk40	0S *3P
4S-	clk156	4S- *4S
1S	drck2	3P *5S
6S-	sclk	6S- *6S

* denotes LOCed position

Default Startup Order:

- Release DLL (no wait)
- 4) DONE
- 5) En. Outputs
- 6) Release WE

New Ideas: Store & check DMB source ID's from each fiber?

Feed SLINK status into FMM logic (for UF).
 Set DMB CRC OK flag for DDU Empty Events? no...
 In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr
 or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence.
 In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible to
 self-correct as above...? Can only work if DMB really lost event data.

CSC_L1Err <--Bring to VME-JTAG Reg?


DDU Format Since DDUctrl v15:

H1: 0x/5T/NN.NNNN/XXX/1.II/VK
BOE1 type L1A Number BXN ID FOV K-Status
 H2: 0x/8000/0001/8000/HHHH
49-bit unique constant DMBFull(15)
 H3: 0x/LLLL/oooo/ZZZZ/GMY
LiveDMB(15) Ostar DMB-DAV(15) BOEStat DMBent
 T-2: 0x/8000/FFFF/8000/8000
64-bit unique constant
 T-1: 0x/SSSS.SSSS/QQQQ/PPPP
DDU_FOV Status DMBErr DMBwarn(15)
 TR: 0x/A/?/WW.WWWW/RRRR/UUMK
EOE WordCount CRCword BOEStat K-Status

DDU WordCount (64-bit words) for "No Data" event: 0x006.
 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
 DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes
 ^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount _8 TS assumed_

DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes
 DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes
 DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes
 DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes

DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes
 DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes
 DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes



DMB Full signal detected by an InFPGA InUnit

Add BXR/BX0 control to BXN counter
 Add Trig/Evt Type to LIA FIFO?
 Mask DMBs with critical error until they're Reset?
 ---> report to DAQ and Trigger?
 Resets between DMBs on same FIFO?

Special occurrence warning
 SINGLE_WARNING

This event is garbage! Set error bit in SLINK...


Inc. MultTrgL1err check?

Reset Required!!!
 Tell FMM...

Tell TTS to slow down...

Remove? --->>>

Real PAF!



FMM status bit definitions
 0: BUSY = NotREADY
 1: Warning/NearFULL
 2: Lost Sync, need SyncReset
 3: Error, need HardReset


Only LAs free: none
 none have LA_1 free


Return to Normal


put 4 highest bits inside FERR

4 fill by FIFO

4 fill by FIFO








DDU Ready for FMM; BUSY==RST with pull-up (external)
 Add LoadConst & BUSY logic for DMB/TMB/etc. later

JTAG Reset is like SyncRst
 ARST is like SoftRst, add load const later



DCC FULL is no use; better for DCC to send "FPGA ProgramDone/Ready" signal, then DDU Stops on DCC ~PAF signal. Was like SLINK, now is DCC ~FF or ~PAF?

SLINK_WT_EN enables DCC/SLINK_WAIT and CFEB_DAVLCT checking from DMB

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.

N.L.


N.L.

N.L.

N.L.

N.L.

N.L.



Soft_Reset ALL: $\sim 0x23$ (35dec)
 $= 0x1C$ (28dec), "Big Endian" to CCB_CSR2, then cmd gets right-shifted 2 bits and inverted!

CCB_CMD bus is inverted, but NOT on DCC! ***Un-inverted at IBUFs for use with DCC, DDU Ctrl ver22+
 use w/DCC VME FDC, $0x7000$ in software to VME == 0070 to CCB == $\sim 0x1C$ on cmd bus == $0x23$!

CCMD & L1A get inverted for TF_Crate
 Board IDs 1,2,3

SoftrST for min. 25ns before MRST (which lasts 37.5 ns min.)
 then SoftrST continues another 12.5ns min.
 Hold it for SCLK FDR in VME_Ctrl

Start Data Taking: $\sim 0x39$ (57dec) = $0x06$

Stop Data Taking: $\sim 0x38$ (56dec) = $0x07$


BC0 code: $\sim 0x3E$ (62dec) = $0x01$

Fiber Inputs frozen until $\sim 9BX$ after Reset is gone
 Sync_Reset ALL: $\sim 0x3C$ (60dec) = $0x03$

Stops TTC L1/EvRst/BXR in Fake Mode;
 Mode7 will override, but why do that?

CFEB_Cal[2:0]: $\sim 0x2b$, 2a, 29 (43, 42, 41dec)
 $= 0x14, 15, 16$ (20, 21, 22dec)

^^^was OBUF-FAST12



Default States (during rst, prog & config)

- DDU-FMM Error Condition definitions (in_rd_err4)
- control word bit error OR filler added multiple times
 - DMB fiber status change OR DMB Live register changed; InCtrl direct path to VME/FMM also used?
 - DDU timeout for Control or InCtrl FPGA was set, NOT a detected DMB timeout
 - extra/bad/missing Hdr/Tr word, Trg Trail or Lone word; DDU is lost due to corrupted data stream
 - a specified CSC has Trg/TrailErr/DAV-LCTerr/DMBtimeout detected
 - extra data is stuck in a FIFO (InCtrl or on-board); maybe a Sync Error?
 - was DDU_DLL_Err, but it's not really a "Reset Req'd" error...although it may cause problems
-for now just set flag in data EOE for 1 event

DDU_BUSY = HI
 LD_RDY (vme3) = HI
 SENIN (sen5) = HI
 SEN6 (vme2) = HI
 TXEN[14:0] = HI (Low True)
 RDYIN[2:0] = HI (Low True)
 DCC_LinkRDY = HI (Low True)
 DCC_StopDAT = HI (Low True)

Add Crti.Err here, but Not FULL?

need L1 Throttle
 need Sync RST
 need Hard RST

1st: Load KillCh
 2nd: Load BoardID

AUTOSLD_EN "VME5"

IPAD SENIN "SENS"


LOADKILLF19

LOADKILLF[19:0]

LOADKILLF[15:0]

LOADKILLF[15:0]

END






~~RXER3:0-->L0 FEND3:0-->FEND1:0 LW1:0-->LW ~NODAT1:0-->~NODAT~~
~~CLK^ -- DIN[35:0] -- CLK^ -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]~~

Use these busses for CFEB CRC and Special Word checks-->





Use NEW DMB logic here (old LIAN was [51:40] & [31:20])











Lowest 36 RDAT bits synched to falling edge of CLK (next-to-last word bits)





FEND appears at end: sometimes was never












(exclude DMB_Err case?)



Check for DMB Error Word and consistency:




Check consistency of the four "Special Word" bits:




Control Bit List:

- 0: Gold Data (Active DMB has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB Data)
- 8: End of Event (DONE--->OETrail)






















FIFO Done Timeout: 132 usec=5281 is the worst case per CSC, add about 100 usec w/TMB scope, then another *4 for 4 CSCs: 38914 (972 usec)





JTAG Instruction Decode




OpCode	Function [OpName]
0	No Operation [NOOP]
1	FPGA Reset [toggle]
2	Read Current DDU L1A Number (24-bit scaler)
3	Check status (capture and shift) [32 bits]
4	Check status, low-word [16 bits]
5	Check status, high-word [16 bits]
6	Output Path Status [16-bits]
7a	Check FOK (active input FIFOs) [lowest 4 bits]
7b	L1A Mismatch (FIFO headers) [4-bits]
7c	Check FIFO Err (active FIFO change) [4 bits]
7d	Stuck Data Errors (input FIFOs) [highest 4-bits]
8a	Almost Full FIFOs [lowest 10-bits]
8b	FIFO Empty/GE2 Status [highest 6-bits]
9a	Full FIFOs [lowest 10-bits]
* 9b	Raw FIFO Empty [highest 6-bits]
10	CRC Errors [15-bits]
11a	Lost In Data [lowest 4-bits]
11b	Timeout: start [4-bits]
11c	Timeout: end-wait [4-bits]
11d	Timeout: end-active [highest 4-bits]
12	Data Xmit Errors [15-bits]
13	Check KILL_Register [20 bits]
14	Load KILL_Register [20 bits]
15	DMB Errors [15-bits]
16	TMB Errors [15-bits]
17	ALCT Errors [15-bits]
18	Lost In Event [15-bits]
* 19	InRD Status [16-bits]
* 20	InRD C-code & MxmitErr History [16-bits]
* 21	Critical Error Trap Reg. [192 bits]
22	Error Register A [16-bits]
23	Error Register B [16-bits]
24	Error Register C [16-bits]
25	Read DMB_LIVE [15-bits]
26	Read P_DMB_LIVE [15-bits]
27	Read WARN_MON [16-bits]
* 28	Max Timeout Count [16-bits]
29	Set BX per Orbit [12-bits]
30	Read BX per Orbit [12-bits]
31	Toggle CFEBCal Auto_L1 [default enable]
32	Read DDU Board ID [16-bits]
33	DDU-only VME_L1A
* 34	Read CSC Board Occupancy scalers (loops for 60 words, 32-bit)



















LostInData
4 fill by FIFO




StuckData
4 fill by FIFO



Toggle CFEB_Cal_Trg Disable





CSC_L1Err <-- Bring to VME-JTAG Reg?
fill by FIBER

InRD Timeout


InRD Sync Err

InRD Single Error



InRD Critical

4 InFIFO Shadow Counters


Page 28




CSC Board Occupancy Tracker: 15 fibers x 4-boards each



Each Brd requires one CLK to Read prev. value, then one more for Add+1 and WEN;
so Read on EVEN cycles, Write on Odd cycles (CB4CE below):




Use DMB_RD to determine which FIBER we're currently reading




Go to Monitor?

Stop READ cycle on DCC Near Full


How to "not stop" in case we only have one word left to read? Not possible to do well...






^^^1100-1200ns delay, prevents false StuckData caused by 1000ns L1A pipe delay in CloseL1A Monitor
 ^^^Maybe don't need, just use OneNotEmpty?^^^


L1A Proximity Tracker: 1000ns Close L1A Monitor closer than 950ns is Tricky for DMBs *END*



Pipe all L1As for 1000ns, if more than 1 then set CloseL1A bit^^^
 Finally, perform BX-40 to correct BXN and store CloseL1A as BXN bit-12.
 Then use SBXN12 output (Close_L1A) for Stage2 DMB checks: 1000+ ns L1As means that first 2 CFEB samples should always have good L1A#




Event START timeout 3.2usec: $128=1000/0000=0x80....$



Calibration START timeout 7.2usec: $288=0x120$.


LHC BXN cycles from 0 to 3563

Set to BX=0 one cycle after BX_LIM: $3563=1101/1110/1011=0xDEB$




SPS BXN cycle from 0 to 923: CLR after 923= $0x39B$.

PINORDER= DIN[15:0] WR_EN WR_CLK RD_EN RD_CLK AINIT DOUT[15:0] FULL EMPTY ALMOST_FULL WR_COUNT[1:0]




Access FIBEROK from JTAG as a fiber check.
 ---> RESET required after fiber status change for now...
 Change in FIBEROK is BAD! Set error code.
 ...notify FMM and maybe set STATUS bit, but
 ...data is OK until FIFO read time-out occurs.
 ...but how to know WHEN the bad-data comes out?
 ---> timeout will probably occur for that event

MASK fiber on Start/End TIMEOUT? Kill it in LFOK...




Lowest 9 "Q" nibbles synched to falling edge of CLK



CLK^ -- DIN[35:0] -- CLK\ -- Q[35:0] DIN[71:36] -- CLK^ -- Q[71:36] QS[35:0]




Title: VIRTEX Family IFDDR36C Macro, LVCMOS33		JRG
Comments: 36-Bit DDR Input Flip-Flop with asynchronous clear		
Date: 10th December 2003	Ver: 1	
Sheet Size: B	Rev: A	




Title:	VIRTEX Family IFDDR4CE Macro, LVCMOS33	JRG
Comments:	4-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS
Copyright (c) 1993, Xilinx Inc.



Title:	VIRTEX Family IFDDR8CE Macro, LVCMOS33	JRG
Comments:	8-Bit Double-Data-Rate Input Register w/ Clock Enable & Asynchronous Clr	
Date:	10th December 2003	Ver: 1
Sheet Size:	B	Rev: A




		JRG
Title:	FAST10B1	
Comments:	Custom Fast, Complex Logic for DDU, use 4 MUXCY as OR, 1 as AND similar to: OR of 4 AND2_AND_AND2B1	
Date:	15th October 2003	Ver: 1
Sheet Size:	B	Rev: A



EN low drives Q high
 I0/I1 get Inverted at Q


D

D



C

C



B


B


A


A



Title:	VIRTEX Family SOP3B2XOR Macro	
Comments:	SOP3B2XOR Gate	JRG
Date:	11th December 2003	Ver: 1
Sheet Size: A		Rev: A










drawn by KS
Copyright (c) 1993, Xilinx Inc.

Title: VIRTEX Family 15-BuTOR Macro		
Comments: 15-BuT Bus Gate with Bus-OR-Common control		JRG
Date: 27th December 2001	Ver: 1	
Sheet Size: A	Rev: A	


The lowest 13-bits of every 16 go into the CFEB CRC (but reverse them!): 52-bits of data --->15-bit CRC
 Only the lowest 12-bits of every 16 go into the Special Word Decode (un-reverse these!)



Note: GOODDAT == GOLDDAT here!

Control Bit List:

- 0: Gold Data (this FIFO has REN, OE, notMT, LFOK)
- 1: DMB First Word Mode
- 2: Latched Voted Special Bit 12 {2 or more out of 4}
- 3: Latched Voted Special Bit 13 {2 or more out of 4}
- 4: Latched Voted Special Bit 14 {2 or more out of 4}
- 5: Latched Voted Special Bit 15 {2 or more out of 4}
- 6: Do Header Mode (Header to Output)
- 7: Word Count Enable (DDU Header, DMB FIFO Data)
- 8: End of Event (DONE--->OETrail)




Critical DMB Monitoring Information (Production DMB) UPDATE!
 See <http://www.physics.ohio-state.edu/~cms/dmb/dmbdatafmt.html>




Within each time sample: word100[15:0] = dummy = 0x7FFF <<----What about SCA Over-Written Event error?
 word97[14:0] = CRC15 result ----->> *DDU Compare*

word98[9] = CFEB L1A_FIFO_Full error ----->> *****DDU Error*****
 ----->> ***DDU Warning***



Header7[11:7] = CFEB_Multi-Overlap[5:1] = Garbage Event ----->> *****DDU Error*****
 Trailer6,7,8[11:0] = DMB End/Start Timeout error, 3 repeats ----->> *****DDU Error*****
 Header5 = TMB/ALCT DAV bits, 3 repeats ----->> *DDU Control**

Header1,5[4:0] = CFEB_DAV[CFEB5:1], 2 repeats } =====>> *DDU Compare Together*
 Header1[9:5] = CFEB_CLCT[CFEB5:1], 1 repeat }
 L1AN[23:0] = HDR3[11:0],HDR2[11:0] ----->> *DDU Compare*
 ----->> *DDU Compare*








CFEB/DMB Comparisons and Error Checks



Load Zero on CRC when LWC loads ONE^^^ Compare CFEB word 25 to this CRC^^^



Need to deserialize b13 in 1st sample for *EACH CFEB* and compare to Hdr2d!



Recheck Later-->
May need a programmable offset...

DISABLED! -->



only check L1A if no OVFL

CFEB cnts Single & Crit errors have one extra clock delay!

32 LCTxL1A: should never happen?

FMMwarn later?

Duplicate in InFPGA

Disabled most DMB checks in FILLED/Offset case

Require good DMB CRC for these checks: Timeout, WARN set, WARN clear

Assume bit-swap is NOT needed...

Load DCRC with ZERO on DMB 2nd Trail

Compare 2nd DMB Trail to this CRC

compare when 2nd DMB Trail is received

Known for E-code set SINGerr. set CRITerr?

should Really never happen!

FMMerror later?

set SINGerr voting this fails for Close LIAs

really 1st 2 sample check set CRITerr (sync)

1st 2 CFEB samples should always have good L1A#

for DMB_L1pipe:


Clear DMBwarn, req. CRC

known for DDUtr-1==E-code+1 set FMM Warn To FMM, known for DDUtr-1

put in DDU Hdr

known for DDUtr-2 take no action



Check for Problems in DMB header/trailer & set DMBerr register



Trigger CRC Check Control: assume that TMB comes after ALCT!

^^^affects L1A check: DoTMB, 1st_TMB/1st_ALCT

maybe also Miss-ALCT



Check for "wrong" or missed trg board end:

^^^ Determine if Trig Trail is ALCT or TMB ^^

^^^Known for E-code+1 means "last DMB CRC was OK"


Reset at BOE...

set CRITerr / HARD-err





Page 14 CRC22_64 E-code+2==DDUtr-1==Stage6? CHECK^^

Compare ALCT/TMB trail to this CRC^^

Load TCRC with ZERO on ALCT/TMB trail^^





Trigger Comparisons and Error Checks




Trigger Error Registers


ERC[15:0]




CSC case by LTRG Trail+1?
 TMB/ALCT need Err Reg's for CSC/EVT

CRC: Evt WC: Evt Lterr: Evt
 TMBerr: CSC&Evt ALCTerr: CSC&Evt







DDU Timing Info

DDUctrl to InFIFO signals: 2" - 4", .3ns - .6ns 4-FG: 0.32 5-FG: 0.65
 IRCLK has 4 loads, may slow signal by 0.1-0.5ns
 CKFBout has normal drive, IRCLK has ~1.1ns Faster drive

FPGA I/O Delays (lvcmos33, ns)

IBUF: 0.92
 IFD set/hold: 0.92/-0.12 Clk to Q: 0.65

OBUF: 2.33
 OFD set/hold: 0.26/0.14 Clk to Q: 2.41


*modifiers for drive/slew settings:
 6mA: add 2.60 for Slow, 1.28 for Fast
 8mA: add 1.69 for Slow, 0.46 for Fast
 12mA: add 1.18 for Slow, 0.26 for Fast
 16mA: add 0.52 for Slow, 0.02 for Fast
 24mA: +0.44 for Slow, -0.08 for Fast

FPGA CLB Delays (ns)

FD set/hold: 0/0.14 Clk to Q: 0.38
 Async. set-rst setup: 0.60
 Async. pre-clr to Q: 1.25
 SR16 Clk to Q: 3.12
 SR32 Clk to Q: 3.49
 SI set/hold: 0.34/0.00







TI FIFO I/O Delays (ns)


RCLK to Empty (low state) Vcc: 3.38V 3.04V
 Max: 3.6, Min: 2.5 3.02-3.18 3.20-3.29
 to Not Empty (high state) 3.22-3.34 3.23-3.31
 RCLK to Q11 False (low state)
 Max: 4.3, Min: 2.5 3.32-3.62 3.40-3.64
 to Q11 True (high state) 3.31-3.87 3.51-4.06








Check for Track Finder signal, record TF errors

END


















CRC-16 Primitive Polynomial: $X^{16}+X^{15}+X^2+1$, same as USB standard







Outgoing packets must have 1010... preamble logic and End Packet logic.
 Incoming packets must also exclude Preamble and CRC in RxDV logic.
 ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.

GT_ETHERNET_2







JRG



Title:	FAST12B9	
Comments:	Custom Logic for DDU similar to: AND12B9	
Date:	19th December 2003	Ver: 1
Sheet Size: B		Rev: A

IDLEOUT needs local control logic.





GT_AURORA_4




REF_CLK_V_SEL=1
 SRL0C_ORIGIN=X109Y212
 RPL_GRID=GRID
 RLOC=X11Y19
 TX_DIFF_CTRL=800
 TX_PREEMPHASIS=3





Page 19
 FAST18B16



Send 2 sets of 2 Idle bytes: K28.5(10111100), D16.2(01010000)
 = 0x1BC, 0x050 (time-ordered) = 0x50BC (in parallel)




Page 20




		JRG
Title:		FAST13B10
Comments:		Custom Logic for DDU similar to: AND12B10 with an OR2 (allows ON to override)
Date:	19th December 2003	Ver: 1
Sheet Size:	B	Rev: A

Send 2 Idle bytes:

K28.5(10111100)+D16.2(01010000)
= 0x1BC + 0x050 (time-ordered)
= 0xBC50 (in parallel)






20480ns = 320*64ns = 1280*16ns = 0101/0000/0000 = 0x0500
 Wait 20.48usec before starting new packet UNLESS FIFO -PAE is high; FIFO holds 64k words.
 -PAE=low for WC<1025 (64-bit words) == FIFO less than ~2% full: not much data!
 ~LD/FSEL1/FSEL0=1/0/0, so n,m=1023 and -PAE changes state at WC=1025.
 End of Event is always aligned with End of Packet! Status1=EOE from DDU_Ctrl, Status0=BOE.

Page 24

Page 22


Page 23

^^^ Byte-swap Inside ^^^





Non-inverted LEDs!!

Find a better way to set ElimThresh bits!



HalfFull is Default






JRG

Title:VIRTEX Family FD16-64CE Macro

Comments:Bit Bus Matching Register with Asynchronous Clear and Chip Enable

Date: 2nd February 2004 Ver: 1


Sheet Size: B Rev: A



Title: VIRTEX Family FD8-16CE Macro	
Comments: 8-16-Bit Bus Matching Register with Asynchronous Clear and Chip Enable	
Date: 4th February 2004	Ver: 1
Sheet Size: B	Rev: A

WC13+9+8 ---> 8960 + 16 data bytes:

WC12+11+10+9 ---> 7680 + 16 data bytes:




Counts OEDATA + OE_TR cycles = Byte Count
 End GO at 8960 data bytes, followed by 16 more
 OE[7:0] and S[7:0] ARE in sync!

Setting OECRC and OE_TR concurrently is OK; they control different busses

Control for MUX over 8 input data bytes

Now Skills 'ffff' bytes for destination MAC

Send SYNC during RESET, IDLE after RESET ends.
 IDLE state: FIFO MT? If YES, loop to IDLE.
 If NO, begin packet: (sync to RCLK)
 send HEADER (8 bytes) + first 4 data bytes (= FF)
 enable REN at proper state, in sync with RCLK
 MUX through 8-byte-word from FIFO
 FIFO MT? If NO, MUX over next FIFO word.
 If YES, end packet; *send 2-byte Packet Number*
 WC < 56 bytes requires ZERO FILL up to 56 bytes
 send CRC32 (4 bytes) + TRAILER (2 bytes)
 + 2 IDLEs, then loop over IDLE cycle



$$= 0x1BC + 0x0B5 + 0x1BC + 0x042$$


$$= 0x1BC + 0x050$$


HDR=8 header + 4 destination bytes.
TR=2 trail + 2 idle bytes.

End of RST and OESYNC are sync'ed!


12 RCLK Sync minimum here.

StateMachine Reset=RRST2
Sync's STATE0 start with RCLK rising edge
Output Options:
sync, header, data, CRC, trailer, idle
release of RESET on rising RCLK edge





drawn by KS
Copyright (c) 1993, Xilinx Inc.




Send 2 Idle bytes:
 $K28.5(10111100) + D16.2(01010000)$
 $= 0x1BC + 0x050$



Title:	VIRTEX Family Ethernet Idle Macro	JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Idle cycle.	
Date:	7th August 2001	Ver: 1
Sheet Size:	B	Rev: A


drawn by KS
Copyright (c) 1993, Xilinx Inc.



Send 4 Sync bytes:
 $K28.5(10111100)+D21.5(01011010)$
 $+K28.5(10111100)+D2.2(001000010)$
 $= 0x1BC + 0x0B5 + 0x1BC + 0x042$



Title:	VIRTEX Family Ethernet Sync Macro		JRG
Comments:	9-Bit Data Register w/Feedback, chip enable and output enable to loop through Ethernet Sync cycle		
Date:	7th August 2001	Ver:	1
Sheet Size:	B	Rev:	A



D

D

C

C

B

B

B[3:0]

A[3:0]

A

A



Title: VIRTEX Family 4-AND3COM1 Macro

Comments: 4-AND3 Bus Gate plus 1 common bit

JRG

Date: 1st October 2003


Ver: 1

Sheet Size: A

Rev: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.

B[4:0]



D

D

C

C

B

B

A

A



Title: VIRTEX Family OR5+1 Macro

Comments: OR5 Bus Gate w/Common

JRG

Date: 27th December 2001

Ver: 1

Sheet Size: A






Rev: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.

STAT[11:0]

Load/Read BXN Orbit LOGIC



Default=924 BX per Orbit



15-bit JTAG Register Read out (on DVCENB)

STATUS[14:0]



- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




16-bit JTAG Register Read out (on DVCENB)

STATUS[15:0]

- STATUS15
- STATUS14
- STATUS13
- STATUS12
- STATUS11
- STATUS10
- STATUS9
- STATUS8
- STATUS7
- STATUS6
- STATUS5
- STATUS4
- STATUS3
- STATUS2
- STATUS1
- STATUS0




24-bit JTAG Register Read out (on DVCENB)



STATUS23:0	STATUS11
STATUS23	STATUS10
STATUS22	STATUS9
STATUS21	STATUS8
STATUS20	STATUS7
STATUS19	STATUS6
STATUS18	STATUS5
STATUS17	STATUS4
STATUS16	STATUS3
STATUS15	STATUS2
STATUS14	STATUS1
STATUS13	STATUS0
STATUS12	

def=923=39Bh=11.1001.1011

Q[11:0]




Title:	VIRTEX Family FD12b923 Macro	IRG
Comments:	12-Bit D Flip-Flop with Preset to 923d and Enable	
Date:	8th May 2003	Ver: 1
Sheet Size: B		Rev: A

FOK LED

- LIT == Link is alive and well
- BLINK == Link not ready
- OFF == Link not present


DAV LED

- LIT == Active Data Xmit
- OFF == No data to Xmit




JRG

Title:	FIBERLED	
Comments:	Custom LED Slow-Blink Control for Fiber Inputs	
Date:	27th January 2004	Ver: 1
Sheet Size: B		Rev: A




Load/Check Kill_Register LOGIC




Load ZERO to kill readout path
 ONEs are alive
 [14:0] == Enable DMB input fibers
 [15] == Enable 'Check Disable' below:
 [16] == ALCT
 [17] == TMB
 [18] == CFEB
 [19] == DMB (for TF)

Glitch Protection for F14



drawn by KS
Copyright (c) 1993, Xilinx Inc.


		JRG
Title: VIRTEX Family SR4CE Macro		
Comments: 4-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single "one" on Sync Reset		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



drawn by KS
Copyright (c) 1993, Xilinx Inc.



Title: VIRTEX Family SR8CE Macro		JRG
Comments: 8-bit Serial-In Parallel-Out Shift Register w/ Enable, loads a single one on Async Clr		
Date: 7th August 2001	Ver: 1	
Sheet Size: B	Rev: A	



Check Status LOGIC (F3), shift test (F2)

